

Date	Version	Description
03/29/2024	1.0E	Initial version published. UG225 and PG484A packages supported.
04/18/2024	1.0.1E	The Max. value of VCC voltage in Power sheet updated. The Min. and Max. value of VCCX voltage for PG484A package in Power sheet updated.
05/17/2024	1.0.2E	The definition of MIPI D-PHY pins in Pin Definitions sheet updated.
06/07/2024	1.0.3E	The notes of VCCX in Power sheet added. The Max. value of M0_VDDX in Power sheet updated. The configuration info. of IOT89A/IOT89B updated.
07/05/2024	1.1E	Power sheet optimized. UG324S package added. The names and descriptions of voltage pins updated. The configuration function of IOB77, IOT89, and IOR36A pins for UG225 package updated. The configuration function of IOR36A, IOB71A, IOB77A, IOT89, and IOT113 pins for PG484A package updated.
09/06/2024	1.1.1E	The voltage value of VREFN and VREFP in Power sheet updated.
11/22/2024	1.1.2E	The definitions of VREFN and VREFP voltages in Power sheet updated. The information of termination during configuration for UG225/PG484A/UG324S packages updated.
12/30/2024	1.2E	UG225H and UG324A packages added.
01/17/2025	1.2.1E	The information of IOT135 pin of UG324A package updated.
03/07/2025	1.2.2E	The names of power supply pins updated.
03/14/2025	1.2.3E	The definitions of DQS/DQ pins in Pin Definitions sheet added. The information of Q0_ATEST_O pin for PG484A package added.
04/18/2025	1.3E	UG324 and CS234 packages added. The definitions of Q0_REFRES_I pin in Pin Definitions sheet added.
04/30/2025	1.3.1E	The information of Q0_ATEST_O pin for UG324A and UG324S packages added.
05/23/2025	1.3.2E	The names of power supply pins for UG225, UG225H, UG324A, UG324S, and CS234 packages optimized. The information of B5, B7, B9, B11, C4, C8, K10, and T17 pins for PG484A package updated.
12/19/2025	1.3.3E	The note of V _{EFUSE} voltage in Power sheet added. The description of CLKHOLD_N pin in Pin Definitions sheet updated. The information of termination during configuration for all packages updated. The SERDES_Q0CLKIN0 and SERDES_Q0CLKIN1 pins in Pin Definitions sheet updated to Q0REF_T_IN0 and Q0REF_C_IN1.
03/09/2026	1.3.4E	The maximum V _{CC} voltage for the EV version in the Power sheet updated. The description of DQ*/DQS*/DQ1/DQS_01/DQ2/DQS_23/DQ5/DQS_45/DQ6/DQS_67/DQ10/DQS_910 pins in Pin Definitions sheet optimized.

Pin Name	I/O	Description
User I/O		
IO[End][Row/Column Number][A/B]	I/O/LVDS	[End] indicates the pin location, including L(left), R(right), B(bottom), and T(top).
		[Row/Column Number] indicates the pin row/column number. If [End] is T(top) or B(bottom), the pin indicates the column number of the corresponding CFU. If [End] is L(left) or R(right), the pin indicates the row number of the corresponding CFU.
		[A/B] indicates differential signal pair information.
		LVDS indicates that the pin only supports LVDS output.
Multi-Function Pins		
IO[End][Row/Column Number][A/B]/MMM		/MMM represents one or more of the other functions in addition to being general purpose user I/O. When these functions are not in use, these pins can be used as user I/O.
D00~D07	I/O	CPU Mode: Data input/output port D00~D07
D08~D15	I	CPU Mode: Data input port D08~D15
MI0	I/O	MSPI Mode: Serial instruction and address output, the input pin of parallel data bit 0 in X2 and X4 modes that connects to pin DQ0/D/SI/IO0 of external Flash device
MI1	I/O	MSPI Mode: Serial data input in X1 mode, the input pin of parallel data bit 1 in X2 and X4 modes that connects to pin DQ1/Q/SO/IO1 of external Flash device
MI2	I/O	MSPI Mode: The input pin of parallel data bit 2 in X4 mode that connects to pin DQ2/W#/WP#/IO2 of external Flash device
MI3	I/O	MSPI Mode: The input pin of parallel data bit 3 in X4 mode that connects to pin DQ3/HOLD#/IO3 of external Flash device
MOSI	I/O	MSPI Mode: Serial instruction and address output, the input pin of parallel data bit 0 in X2 and X4 modes that connects to pin DQ0/D/SI/IO0 of external Flash device
MISO	I/O	MSPI Mode: Serial data input in X1 mode, the input pin of parallel data bit 1 in X2 and X4 modes that connects to pin DQ1/Q/SO/IO1 of external Flash device
MCS_N	O	MSPI Mode: Enable signal MCS_N, active-low
CCLK	I/O	Configuration Clock Slave Mode: CCLK is input and need connect to external clock source Master Mode: CCLK is output
EMCCLK	I	External Input Clock Signal Master Mode: EMCCLK is used as the clock source of FPGA configuration logic and output CCLK Slave Mode: EMCCLK is not associated with slave mode
SDA	I/O	I2C serial data line External pull-up is required when GowinCONFIG configuration mode supports I2C

Pin Name	I/O	Description
SCL	I	I2C serial clock line External pull-up is required when GowinCONFIG configuration mode supports I2C
SO	O	SO in SSPI mode
SI	I	SI in SSPI mode
SSI0	I	QSSPI Configuration Mode: Data input pin
SSI1	I	QSSPI Configuration Mode: Data input pin
SSI2	I	QSSPI Configuration Mode: Data input pin
SSI3	I	QSSPI Configuration Mode: Data input pin
CLKHOLD_N	I	Configuration pin: it can be pulled up to the corresponding Bank's VCCIO via a 4.7kΩ resistor SSPI clock lock pin: active-low
SSPI_CLK	I	SSPI/QSSPI Configuration Mode: Clock input pin
SSPI_WPN	I	QSSPI Configuration Mode: Data input pin
SSPI_CS_N	I	SSPI Mode: Enable signal SSPI_CS_N, active-low, and internal weak pull-up
CSI_B	I	CPU Mode: Chip select signal, active-low Master CPU Mode: The chip select signal can connect to external configuration controller and can be grounded directly or grounded in series with a 1KΩ resistor Slave CPU Mode: External configuration controller can select FPGA through controlling CSI_B signal In Master and Slave modes, CSI_B signal is sent from external controller; In other modes, CSI_B signal is not associated with external controller
CSO_B	O	Connect to next-level device in FPGA cascade configuration mode (Daisy Chain) Serial Mode: Output the configuration data of next-level device Master SPI Mode: Output the configuration data of next-level device CPU Mode: Output the chip select signal of next-level device
PUDC_B	I	Active-low, weak pull-up selection signal pin during configuration: Enable internal weak pull-up resistor during configuration after FPGA power up PUDC_B low: all GPIOs except PUDC_B weak pull-up PUDC_B high: all GPIOs are in high impedance PUDC_B are not allowed to be left floating during configuration

Pin Name	I/O	Description
RDWR	I	CPU Mode: Data write/read controlling signal When RDWR is high, FPGA outputs data, while RDWR is low, external controller writes data into FPGA Master CPU Mode: Connect external controller RDWR signal; Connect directly or in series with resistor $\leq 1K\Omega$ to GND Slave CPU Mode: External controller RDWR signal In CPU mode, low 8-bit dedicated IO will be affected by RDWR status after wakeup; low 8-bit dedicated IO will not be affected by RDWR status if it is set as multiplexed IO
GCLKC_[x]	I	Differential input pin of GCLKT_[x], C(Comp), [x] is clock number
GCLKT_[x]	I	Global clock input pin, T(True), [x] is clock number
DOUT	O	SERIAL Mode: Data output
DIN	I	SERIAL Mode: Data input
TMS	I	JTAG Mode: Serial mode input
TCK	I	JTAG Mode: Serial clock input
TDO	O	JTAG Mode: Serial data output
TDI	I	JTAG mode: Serial data input
RECONFIG_N	I	Global reset GowinCONFIG logic signal, active low
DONE ^[1]	O	High, the programming configuration has been completed successfully; Low, the programming configuration has not been completed or failed.
	I	When the DONE signal is low, delay the chip to activate. Activate the chip until the DONE signal is high.
READY ^[1]	I/O	High, the device can be programmed and configured currently; Low, the device cannot be programmed and configured currently.
LPLL_C_FB/RPLL_C_FB	I	Left/Right PLL feedback input pin, C (Comp)
LPLL_T_FB/RPLL_T_FB	I	Left/Right PLL feedback input pin, T (True)
LPLL_C_IN/RPLL_C_IN	I	Left/Right PLL clock input pin, C (Comp)
LPLL_T_IN/RPLL_T_IN	I	Left/Right PLL clock input pin, T (True)
TPLL_C_FB/BPLL_C_FB	I	Top/Bottom PLL feedback input pin, C (Comp)
TPLL_T_FB/BPLL_T_FB	I	Top/Bottom PLL feedback input pin, T (True)
TPLL_C_IN/BPLL_C_IN	I	Top/Bottom PLL feedback input pin, C (Comp)
TPLL_T_IN/BPLL_T_IN	I	Top/Bottom PLL feedback input pin, T (True)
PCIE_HOST_RSTN	I	PCIE system reset control, active low
Q0REF_T_IN0	I	SerDes reference clock
Q0REF_C_IN1	I	SerDes reference clock

Pin Name	I/O	Description
MODE2	I	GowinCONFIG mode selection pin: if this pin is marked as "VCCIO", it's internally powered; if this pin is marked as "GND", it's internally grounded.
MODE1	I	GowinCONFIG mode selection pin: if this pin is marked as "VCCIO", it's internally powered; if this pin is marked as "GND", it's internally grounded.
MODE0	I	GowinCONFIG mode selection pin: if this pin is marked as "VCCIO", it's internally powered; if this pin is marked as "GND", it's internally grounded.
Other Pins		
DQ*	I	DQ signal pin in DQS* group
DQS*	I	DQS signal pin in DQS* group
DQ1/DQS_01	I	DQ data signal pin in the DQS1 group by default, when the pin is used as the DQS signal pin in the DQS0 or DQS1 group, a physical constraint shall be added to associate the DQSIN source IO location with the corresponding DQS location ^[2] .
DQ2/DQS_23	I	DQ data signal pin in the DQS2 group by default, when the pin is used as the DQS signal pin in the DQS2 or DQS3 group, a physical constraint shall be added to associate the DQSIN source IO location with the corresponding DQS location ^[2] .
DQ5/DQS_45	I	DQ data signal pin in the DQS5 group by default, when the pin is used as the DQS signal pin in the DQS4 or DQS5 group, a physical constraint shall be added to associate the DQSIN source IO location with the corresponding DQS location ^[2] .
DQ6/DQS_67	I	DQ data signal pin in the DQS6 group by default, when the pin is used as the DQS signal pin in the DQS6 or DQS7 group, a physical constraint shall be added to associate the DQSIN source IO location with the corresponding DQS location ^[2] .
DQ10/DQS_910	I	DQ data signal pin in the DQS10 group by default; When the pin is used as the DQS signal pin in the DQS9 or DQS10 group, a physical constraint shall be added to associate the DQSIN source IO location with the corresponding DQS location ^[2] .
ADCTN	DIO	The differential analog signal input pin of SENSOR
ADCTP	DIO	The differential analog signal input pin of SENSOR
ADCVN	DIO	The differential analog signal input pin of SENSOR
ADCVP	DIO	The differential analog signal input pin of SENSOR
Q0_ATEST_O	DIO	The analog signal test pin of SerDes
M0_CKN	DIO	The clock channel differential input/output pin of MIPI_DPHY
M0_CKP	DIO	The clock channel differential input/output pin of MIPI_DPHY
M0_D0N	DIO	The data channel 0 differential input/output pin of MIPI_DPHY
M0_D0P	DIO	The data channel 0 differential input/output pin of MIPI_DPHY
M0_D1N	DIO	The data channel 1 differential input/output pin of MIPI_DPHY
M0_D1P	DIO	The data channel 1 differential input/output pin of MIPI_DPHY
M0_D2N	DIO	The data channel 2 differential input/output pin of MIPI_DPHY


Pin Name	I/O	Description
M0_D2P	DIO	The data channel 2 differential input/output pin of MIPI_DPHY
M0_D3N	DIO	The data channel 3 differential input/output pin of MIPI_DPHY
M0_D3P	DIO	The data channel 3 differential input/output pin of MIPI_DPHY
M1_D0A	DIO	The data channel 0 input/output pin A of MIPI_CPHY
M1_D0B	DIO	The data channel 0 input/output pin B of MIPI_CPHY
M1_D0C	DIO	The data channel 0 input/output pin C of MIPI_CPHY
M1_D1A	DIO	The data channel 1 input/output pin A of MIPI_CPHY
M1_D1B	DIO	The data channel 1 input/output pin B of MIPI_CPHY
M1_D1C	DIO	The data channel 1 input/output pin C of MIPI_CPHY
M1_D2A	DIO	The data channel 2 input/output pin A of MIPI_CPHY
M1_D2B	DIO	The data channel 2 input/output pin B of MIPI_CPHY
M1_D2C	DIO	The data channel 2 input/output pin C of MIPI_CPHY
Q0_LN0_RXM_I	DIO	The data channel 0 RX differential input pin of SerDes Q0
Q0_LN0_RXP_I	DIO	The data channel 0 RX differential input pin of SerDes Q0
Q0_LN0_TXM_O	DIO	The data channel 0 TX differential output pin of SerDes Q0
Q0_LN0_TXP_O	DIO	The data channel 0 TX differential output pin of SerDes Q0
Q0_LN1_RXM_I	DIO	The data channel 1 RX differential input pin of SerDes Q0
Q0_LN1_RXP_I	DIO	The data channel 1 RX differential input pin of SerDes Q0
Q0_LN1_TXM_O	DIO	The data channel 1 TX differential output pin of SerDes Q0
Q0_LN1_TXP_O	DIO	The data channel 1 TX differential output pin of SerDes Q0
Q0_LN2_RXM_I	DIO	The data channel 2 RX differential input pin of SerDes Q0
Q0_LN2_RXP_I	DIO	The data channel 2 RX differential input pin of SerDes Q0
Q0_LN2_TXM_O	DIO	The data channel 2 TX differential output pin of SerDes Q0
Q0_LN2_TXP_O	DIO	The data channel 2 TX differential output pin of SerDes Q0
Q0_LN3_RXM_I	DIO	The data channel 3 RX differential input pin of SerDes Q0
Q0_LN3_RXP_I	DIO	The data channel 3 RX differential input pin of SerDes Q0
Q0_LN3_TXM_O	DIO	The data channel 3 TX differential output pin of SerDes Q0
Q0_LN3_TXP_O	DIO	The data channel 3 TX differential output pin of SerDes Q0
Q0_REFCLKM_0	DIO	The reference clock channel 0 differential input pin of SerDes Q0
Q0_REFCLKP_0	DIO	The reference clock channel 0 differential input pin of SerDes Q0
Q0_REFCLKM_1	DIO	The reference clock channel 1 differential input pin of SerDes Q0
Q0_REFCLKP_1	DIO	The reference clock channel 1 differential input pin of SerDes Q0

Pin Name	I/O	Description
Q0_REFRES_I	DIO	The reference resistor of SerDes Q0, externally pulled up to VDDHAQ0 with a 3K Ω resistor
VSS	NA	Ground pin
VCC	NA	Core power supply pin
VCCIO#	NA	IO power supply pin of I/O BANK#
VCCX	NA	Auxiliary power supply pin
VCCLDO	NA	Power supply pin of internal LDO module that provides voltage for PLL and SRAM
VCCADC	NA	Power supply pin of ADC module
VEFUSE	NA	Power supply pin of eFuse write operation
VDDAQ*	NA	Power supply pin of internal analog circuit of QUAD* for SerDes module
VDDDQ*	NA	Power supply pin of internal digital circuit of QUAD* for SerDes module
VDDTQ*	NA	Power supply pin of QUAD* TX transmitter for SerDes module
VDDHAQ*	NA	Internal high-voltage power supply pin of QUAD* for SerDes module
VDD12M	NA	Power supply pin of MIPI module in LP mode
VDDAM	NA	Power supply pin of internal analog circuit for MIPI module
VDDDM	NA	Power supply pin of internal digital circuit for MIPI module
VDDXM	NA	Auxiliary power supply pin of MIPI module
VREF*	NA	Reference power supply pin

Note!

^[1] The default state of READY/DONE is open-drain output, internal weak pull-up. DONE outputs 0 during configuration.

^[2] For details on the physical constraints, refer to [SUG1018, Arora V Design Physical Constraints User Guide](#).



Note!

- [1] Each Bank has independent reference voltage (VREF).
- [2] You can choose to use the embedded VREF source of IOB (0.6V, 0.75V, 0.9V, 1.25V, 1.5V, and VCCIIO-based scaled voltages (36%,50%,64%)).
- [3] You can also select to use external VREF input (use any IO pins as external VREF input).

Name	Description	Min.	Max.
FPGA Logic			
V _{CC}	Core voltage, LV	0.87V	1.03V
	Core voltage, EV	1.14V	1.89V
V _{CCIO}	I/O Bank voltage	1V	3.465V
V _{CCX} ^[1]	Auxiliary voltage	1.71V	3.465V
V _{EFUSE} ^{[2][3]}	Voltage required for eFuse writing	1.62V	1.98V
Gigabit Transceiver			
V _{DDHAQ*}	Analog high power supply voltage	1.71V	1.89V
V _{DDAQ*}	Analog core power supply voltage	0.87V	1.03V
V _{DDTQ*}	TX power supply voltage	0.87V	1.03V
V _{DDDQ*}	Digital power supply voltage	0.87V	1.03V
MIPI			
V _{DDAM}	Analog core power supply voltage	0.87V	1.08V
V _{DDXM}	Analog auxiliary power supply voltage	1.71V	3.465V
V _{DDDM}	Digital power supply voltage	0.87V	1.08V
V _{DD12M}	MIPI LP power supply voltage	1.14V	1.32V
ADC			
V _{CCADC}	ADC power supply voltage	1.62V	1.98V
V _{REFN}	ADC reference voltage	0V	0V
V _{REFP}	ADC reference voltage	0V	1.25V
Note! ^[1] When internal differential termination resistors are required, Vccx must be greater than or equal to 3V; the IO input-output Fmax is limited when Vccx=1.8V, and Vccx needs to be greater than or equal to 2.5V for input-output applications with Fmax greater than 600Mbps. ^[2] When V _{EFUSE} programming is not required, this power supply can be connected to GND or left floating. ^[3] When V _{EFUSE} programming is required (e.g., for programming AES key, changing the boot address of Multiboot related golden image, etc.), confirm that the V _{EFUSE} voltage is set to 1.8V. If multiple power supplies are shorted on some packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to satisfy the needs of multiple power supplies at the same time.			

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
IOB102A/D11	I/O	7	bus4	DQ7	D11	True_of_IOB102B	True	AA20	PUDC_B-controlled
IOB102B/D12	I/O	7	bus4	DQ7	D12	Comp_of_IOB102A	True	AA21	PUDC_B-controlled
IOB104A/D09	I/O	7	bus4	DQ7	D09	True_of_IOB104B	True	W21	PUDC_B-controlled
IOB104B/D10	I/O	7	bus4	DQ7	D10	Comp_of_IOB104A	True	W22	PUDC_B-controlled
IOB106A	I/O	7	bus4	DQ7		True_of_IOB106B	True	AA16	PUDC_B-controlled
IOB106B	I/O	7	bus4	DQ7		Comp_of_IOB106A	True	AA15	PUDC_B-controlled
IOB108A	I/O	7	bus4	DQ7		True_of_IOB108B	True	AB17	PUDC_B-controlled
IOB108B	I/O	7	bus4	DQ7		Comp_of_IOB108A	True	AB16	PUDC_B-controlled
IOB111A/MCS_N	I/O	7	bus4	DQ6	MCS_N	True_of_IOB111B	True	T19	PUDC_B-controlled
IOB111B/D08	I/O	7	bus4	DQ6	D08	Comp_of_IOB111A	True	T20	PUDC_B-controlled
IOB113A/D06	I/O	7	bus4	DQ6	D06	True_of_IOB113B	True	P19	PUDC_B-controlled
IOB113B/D07	I/O	7	bus4	DQ6	D07	Comp_of_IOB113A	True	R19	PUDC_B-controlled
IOB115A/D04	I/O	7	bus4	DQ6	D04	True_of_IOB115B	True	T21	PUDC_B-controlled
IOB115B/D05	I/O	7	bus4	DQ6	D05	Comp_of_IOB115A	True	U21	PUDC_B-controlled
IOB117A/PUDC_B	I/O	7	bus4	DQS6	PUDC_B	True_of_IOB117B	True	U22	pull down
IOB117B/EMCCLK	I/O	7	bus4	DQS6	EMCCLK	Comp_of_IOB117A	True	V22	PUDC_B-controlled
IOB120A/D02/MI2	I/O	7	bus4	DQ6	D02/MI2	True_of_IOB120B	True	P21	PUDC_B-controlled
IOB120B/D03/MI3	I/O	7	bus4	DQ6	D03/MI3	Comp_of_IOB120A	True	R21	PUDC_B-controlled
IOB122A	I/O	7	bus4	DQ6		True_of_IOB122B	True	Y17	PUDC_B-controlled
IOB122B	I/O	7	bus4	DQ6		Comp_of_IOB122A	True	Y16	PUDC_B-controlled
IOB124A	I/O	7	bus4	DQ6		True_of_IOB124B	True	P20	PUDC_B-controlled
IOB124B	I/O	7	bus4	DQ6		Comp_of_IOB124A	True	V13	PUDC_B-controlled
IOB126A	I/O	7	bus4	DQ6		True_of_IOB126B	True	W16	PUDC_B-controlled
IOB126B	I/O	7	bus4	DQ6		Comp_of_IOB126A	True	W15	PUDC_B-controlled
IOB128A/D00/MOSI/MI0	I/O	6	bus4	DQ6	D00/MOSI/MI0	True_of_IOB128B	True	P22	PUDC_B-controlled
IOB128B/D01/DIN/MISO/MI1	I/O	6	bus4	DQ6	D01/DIN/MISO/MI1	Comp_of_IOB128A	True	R22	PUDC_B-controlled
IOB12A	I/O	9		DQS12		True_of_IOB12B	True	R3	PUDC_B-controlled
IOB12B	I/O	9		DQS12		Comp_of_IOB12A	True	R2	PUDC_B-controlled
IOB130A	I/O	6	bus4	none		True_of_IOB130B	True	V15	PUDC_B-controlled
IOB130B	I/O	6	bus4	none		Comp_of_IOB130A	True	U15	PUDC_B-controlled
IOB132A	I/O	6	bus4	none		True_of_IOB132B	True	T15	PUDC_B-controlled
IOB132B	I/O	6	bus4	none		Comp_of_IOB132A	True	T14	PUDC_B-controlled
IOB134A	I/O	6	bus4	none		True_of_IOB134B	True	U16	PUDC_B-controlled
IOB134B	I/O	6	bus4	none		Comp_of_IOB134A	True	N15	PUDC_B-controlled

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
IOB136A	I/O	6	bus4	none		True_of_IOB136B	True	P16	PUDC_B-controlled
IOB136B	I/O	6	bus4	none		Comp_of_IOB136A	True	R17	PUDC_B-controlled
IOB138A	I/O	6	bus4	none		True_of_IOB138B	True	N13	PUDC_B-controlled
IOB138B	I/O	6	bus4	none		Comp_of_IOB138A	True	N14	PUDC_B-controlled
IOB140A	I/O	6	bus4	none		True_of_IOB140B	True	N17	PUDC_B-controlled
IOB140B	I/O	6	bus4	none		Comp_of_IOB140A	True	P17	PUDC_B-controlled
IOB142A	I/O	6	bus4	none		True_of_IOB142B	True	P15	PUDC_B-controlled
IOB142B	I/O	6	bus4	none		Comp_of_IOB142A	True	R16	PUDC_B-controlled
IOB144A	I/O	6		none		True_of_IOB144B	True	R18	PUDC_B-controlled
IOB144B	I/O	6		none		Comp_of_IOB144A	True	T18	PUDC_B-controlled
IOB146A	I/O	6		none		True_of_IOB146B	True	P14	PUDC_B-controlled
IOB146B	I/O	6		none		Comp_of_IOB146A	True	R14	PUDC_B-controlled
IOB14A	I/O	9		DQ12		True_of_IOB14B	True	W1	PUDC_B-controlled
IOB14B	I/O	9		DQ12		Comp_of_IOB14A	True	Y1	PUDC_B-controlled
IOB16A	I/O	9	bus4	DQ12		True_of_IOB16B	True	U3	PUDC_B-controlled
IOB16B	I/O	9	bus4	DQ12		Comp_of_IOB16A	True	V3	PUDC_B-controlled
IOB18A	I/O	9	bus4	DQ11		True_of_IOB18B	True	AB12	PUDC_B-controlled
IOB18B	I/O	9	bus4	DQ11		Comp_of_IOB18A	True	AB11	PUDC_B-controlled
IOB1A	I/O	9	bus4	DQ12		True_of_IOB1B	True	AA9	PUDC_B-controlled
IOB1B	I/O	9	bus4	DQ12		Comp_of_IOB1A	True	AA10	PUDC_B-controlled
IOB20A	I/O	9	bus4	DQ11		True_of_IOB20B	True	AA11	PUDC_B-controlled
IOB20B	I/O	9	bus4	DQ11		Comp_of_IOB20A	True	Y11	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	AA1	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	AB1	PUDC_B-controlled
IOB24A	I/O	9	bus4	DQ11		True_of_IOB24B	True	AB3	PUDC_B-controlled
IOB24B	I/O	9	bus4	DQ11		Comp_of_IOB24A	True	AB2	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	Y3	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	AA3	PUDC_B-controlled
IOB29A	I/O	9	bus4	DQ11		True_of_IOB29B	True	AA5	PUDC_B-controlled
IOB29B	I/O	9	bus4	DQ11		Comp_of_IOB29A	True	AB5	PUDC_B-controlled
IOB31A/GCLKT_14	I/O	9	bus4	DQ11	GCLKT_14	True_of_IOB31B	True	Y4	PUDC_B-controlled
IOB31B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB31A	True	AA4	PUDC_B-controlled
IOB33A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB33B	True	V4	PUDC_B-controlled
IOB33B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB33A	True	W4	PUDC_B-controlled

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
IOB35A	I/O	9	bus4	DQ10		True_of_IOB35B	True	W11	PUDC_B-controlled
IOB35B	I/O	9	bus4	DQ11		Comp_of_IOB35A	True	W10	PUDC_B-controlled
IOB38A/GCLKT_13	I/O	9	bus4	DQ10	GCLKT_13	True_of_IOB38B	True	R4	PUDC_B-controlled
IOB38B/GCLKC_13	I/O	9	bus4	DQ10	GCLKC_13	Comp_of_IOB38A	True	T4	PUDC_B-controlled
IOB3A/BPLL0_T_IN1/BPLL0_T_FB0	I/O	9	bus4	DQ12	BPLL0_T_IN1/BPLL0_T_FB0	True_of_IOB3B	True	T3	PUDC_B-controlled
IOB3B/BPLL0_C_IN1/BPLL0_C_FB0	I/O	9	bus4	DQ12	BPLL0_C_IN1/BPLL0_C_FB0	Comp_of_IOB3A	True	AB10	PUDC_B-controlled
IOB40A/GCLKT_12	I/O	9	bus4	DQ10	GCLKT_12	True_of_IOB40B	True	T5	PUDC_B-controlled
IOB40B/GCLKC_12	I/O	9	bus4	DQ10	GCLKC_12	Comp_of_IOB40A	True	U5	PUDC_B-controlled
IOB42A	I/O	9	bus4	DQ10		True_of_IOB42B	True	U6	PUDC_B-controlled
IOB42B	I/O	9	bus4	DQ10		Comp_of_IOB42A	True	V5	PUDC_B-controlled
IOB44A	I/O	9	bus4	DQS10		True_of_IOB44B	True	W6	PUDC_B-controlled
IOB44B	I/O	9	bus4	DQS10		Comp_of_IOB44A	True	W5	PUDC_B-controlled
IOB48A	I/O	9	bus4	DQ10		True_of_IOB48B	True	R6	PUDC_B-controlled
IOB48B	I/O	9	bus4	DQ10		Comp_of_IOB48A	True	T6	PUDC_B-controlled
IOB50A	I/O	9	bus4	DQ10/DQ S_910		True_of_IOB50B	True	Y6	PUDC_B-controlled
IOB50B	I/O	9	bus4	DQ10/DQ S_910		Comp_of_IOB50A	True	AA6	PUDC_B-controlled
IOB52A	I/O	9	bus4	DQ10		True_of_IOB52B	True	Y12	PUDC_B-controlled
IOB52B	I/O	9	bus4	DQ10		Comp_of_IOB52A	True	W12	PUDC_B-controlled
IOB54A	I/O	9	bus4	DQ10		True_of_IOB54B	True	AB13	PUDC_B-controlled
IOB54B	I/O	9	bus4	DQ10		Comp_of_IOB54A	True	AA13	PUDC_B-controlled
IOB56A	I/O	9	bus4	DQ9		True_of_IOB56B	True	Y13	PUDC_B-controlled
IOB56B	I/O	9	bus4	DQ10		Comp_of_IOB56A	True	Y14	PUDC_B-controlled
IOB58A	I/O	9	bus4	DQ9		True_of_IOB58B	True	V7	PUDC_B-controlled
IOB58B	I/O	9	bus4	DQ9		Comp_of_IOB58A	True	W7	PUDC_B-controlled
IOB5A/BPLL0_T_IN2/BPLL0_T_FB1	I/O	9	bus4	DQ12	BPLL0_T_IN2/BPLL0_T_FB1	True_of_IOB5B	True	T1	PUDC_B-controlled
IOB5B/BPLL0_C_IN2/BPLL0_C_FB1	I/O	9	bus4	DQ12	BPLL0_C_IN2/BPLL0_C_FB1	Comp_of_IOB5A	True	U1	PUDC_B-controlled
IOB60A	I/O	9	bus4	DQ9		True_of_IOB60B	True	AB7	PUDC_B-controlled
IOB60B	I/O	9	bus4	DQ9		Comp_of_IOB60A	True	AB6	PUDC_B-controlled
IOB62A	I/O	9	bus4	DQS9		True_of_IOB62B	True	V9	PUDC_B-controlled
IOB62B	I/O	9	bus4	DQS9		Comp_of_IOB62A	True	V8	PUDC_B-controlled
IOB65A	I/O	9	bus4	DQ9		True_of_IOB65B	True	AA8	PUDC_B-controlled
IOB65B	I/O	9	bus4	DQ9		Comp_of_IOB65A	True	AB8	PUDC_B-controlled

Note!

^[1] LV version

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
IOB67A/BPLL1_T_IN0	I/O	9	bus4	DQ9	BPLL1_T_IN0	True_of_IOB67B	True	Y8	PUDC_B-controlled
IOB67B/BPLL1_C_IN0	I/O	9	bus4	DQ9	BPLL1_C_IN0	Comp_of_IOB67A	True	Y7	PUDC_B-controlled
IOB69A	I/O	9	bus4	DQ9		True_of_IOB69B	True	W9	PUDC_B-controlled
IOB69B	I/O	9	bus4	DQ9		Comp_of_IOB69A	True	Y9	PUDC_B-controlled
IOB71A/BPLL1_T_IN1/BPLL1_T_FB1	I/O	9	bus4	DQ9	BPLL1_T_IN1/BPLL1_T_FB1	True_of_IOB71B	True	U7	PUDC_B-controlled
IOB71B/BPLL1_C_IN1/BPLL1_C_FB1	I/O	9	bus4	DQ9	BPLL1_C_IN1/BPLL1_C_FB1	Comp_of_IOB71A	True	V10	PUDC_B-controlled
IOB75A	I/O	8	bus4	DQ8		True_of_IOB75B	True	U17	PUDC_B-controlled
IOB75B	I/O	8	bus4	DQ8		Comp_of_IOB75A	True	U18	PUDC_B-controlled
IOB77A/BPLL1_T_IN2/BPLL1_T_FB0	I/O	8	bus4	DQ8	BPLL1_T_IN2/BPLL1_T_FB0	True_of_IOB77B	True	AA18	PUDC_B-controlled
IOB77B/BPLL1_C_IN2/BPLL1_C_FB0	I/O	8	bus4	DQ8	BPLL1_C_IN2/BPLL1_C_FB0	Comp_of_IOB77A	True	AB18	PUDC_B-controlled
IOB79A/CSI_B	I/O	8	bus4	DQ8	CSI_B	True_of_IOB79B	True	V17	PUDC_B-controlled
IOB79B	I/O	8	bus4	DQ8		Comp_of_IOB79A	True	W17	PUDC_B-controlled
IOB7A	I/O	9	bus4	DQ12		True_of_IOB7B	True	U2	PUDC_B-controlled
IOB7B	I/O	9	bus4	DQ12		Comp_of_IOB7A	True	V2	PUDC_B-controlled
IOB81A/GCLKT_11	I/O	8		DQ8	GCLKT_11	True_of_IOB81B	True	V18	PUDC_B-controlled
IOB81B/GCLKC_11	I/O	8		DQ8	GCLKC_11	Comp_of_IOB81A	True	V19	PUDC_B-controlled
IOB85A/RDWR_B	I/O	8		DQS8	RDWR_B	True_of_IOB85B	True	AA19	PUDC_B-controlled
IOB85B/CSO_B/DOUT	I/O	8		DQS8	CSO_B/DOUT	Comp_of_IOB85A	True	AB20	pull up
IOB87A/GCLKT_10	I/O	8	bus4	DQ8	GCLKT_10	True_of_IOB87B	True	Y18	PUDC_B-controlled
IOB87B/GCLKC_10	I/O	8	bus4	DQ8	GCLKC_10	Comp_of_IOB87A	True	Y19	PUDC_B-controlled
IOB89A	I/O	8	bus4	DQ8		True_of_IOB89B	True	AB15	PUDC_B-controlled
IOB89B	I/O	8	bus4	DQ8		Comp_of_IOB89A	True	AA14	PUDC_B-controlled
IOB91A	I/O	8	bus4	DQ8		True_of_IOB91B	True	W14	PUDC_B-controlled
IOB91B	I/O	8	bus4	DQ8		Comp_of_IOB91A	True	V14	PUDC_B-controlled
IOB93A/GCLKT_9	I/O	8	bus4	DQ7	GCLKT_9	True_of_IOB93B	True	W19	PUDC_B-controlled
IOB93B/GCLKC_9	I/O	8	bus4	DQ7	GCLKC_9	Comp_of_IOB93A	True	W20	PUDC_B-controlled
IOB95A/GCLKT_8	I/O	8	bus4	DQ7	GCLKT_8	True_of_IOB95B	True	U20	PUDC_B-controlled
IOB95B/GCLKC_8	I/O	8	bus4	DQ7	GCLKC_8	Comp_of_IOB95A	True	V20	PUDC_B-controlled
IOB97A/D14	I/O	8	bus4	DQ7	D14	True_of_IOB97B	True	AB21	PUDC_B-controlled
IOB97B/D15	I/O	8	bus4	DQ7	D15	Comp_of_IOB97A	True	AB22	PUDC_B-controlled
IOB99A	I/O	8	bus4	DQS7		True_of_IOB99B	True	Y21	PUDC_B-controlled
IOB99B/D13	I/O	8	bus4	DQS7	D13	Comp_of_IOB99A	True	Y22	PUDC_B-controlled
IOB9A	I/O	9	bus4	DQ12		True_of_IOB9B	True	W2	PUDC_B-controlled
IOB9B	I/O	9	bus4	DQ12		Comp_of_IOB9A	True	Y2	PUDC_B-controlled

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
IOL21B	I/O	11	bus2	none		Comp_of_IOL21A	none	F4	PUDC_B-controlled
IOL23A	I/O	11		none		True_of_IOL23B	True	B1	PUDC_B-controlled
IOL23B	I/O	11		none		Comp_of_IOL23A	True	A1	PUDC_B-controlled
IOL25A	I/O	11		none		True_of_IOL25B	True	C2	PUDC_B-controlled
IOL25B	I/O	11		none		Comp_of_IOL25A	True	B2	PUDC_B-controlled
IOL27A	I/O	11	bus2	none		True_of_IOL27B	True	E1	PUDC_B-controlled
IOL27B	I/O	11	bus2	none		Comp_of_IOL27A	True	D1	PUDC_B-controlled
IOL29A	I/O	11	bus2	none		True_of_IOL29B	True	E2	PUDC_B-controlled
IOL29B	I/O	11	bus2	none		Comp_of_IOL29A	True	D2	PUDC_B-controlled
IOL31A	I/O	11	bus2	none		True_of_IOL31B	True	G1	PUDC_B-controlled
IOL31B	I/O	11	bus2	none		Comp_of_IOL31A	True	F1	PUDC_B-controlled
IOL33A	I/O	11	bus2	none		True_of_IOL33B	True	F3	PUDC_B-controlled
IOL33B	I/O	11	bus2	none		Comp_of_IOL33A	True	E3	PUDC_B-controlled
IOL35A/LPLL0_T_IN0/LPLL0_T_FB0	I/O	11	bus2	none	LPLL0_T_IN0/LPLL0_T_FB0	True_of_IOL35B	True	K1	PUDC_B-controlled
IOL35B/LPLL0_C_IN0/LPLL0_C_FB0	I/O	11	bus2	none	LPLL0_C_IN0/LPLL0_C_FB0	Comp_of_IOL35A	True	J1	PUDC_B-controlled
IOL37A	I/O	11		none		True_of_IOL37B	True	H2	PUDC_B-controlled
IOL37B	I/O	11		none		Comp_of_IOL37A	True	G2	PUDC_B-controlled
IOL39A	I/O	11	bus2	none		True_of_IOL39B	True	K2	PUDC_B-controlled
IOL39B	I/O	11	bus2	none		Comp_of_IOL39A	True	J2	PUDC_B-controlled
IOL41A	I/O	11	bus2	none		True_of_IOL41B	True	J5	PUDC_B-controlled
IOL41B	I/O	11	bus2	none		Comp_of_IOL41A	True	H5	PUDC_B-controlled
IOL43A/GCLKT_19/LPLL0_T_IN1/LPL L0_T_FB1	I/O	11	bus2	none	GCLKT_19/LPLL0_T_IN1/LPL L0_T_FB1	True_of_IOL43B	True	H3	PUDC_B-controlled
IOL43B/GCLKC_19/LPLL0_C_IN1/LPL L0_C_FB1	I/O	11	bus2	none	GCLKC_19/LPLL0_C_IN1/LPL L0_C_FB1	Comp_of_IOL43A	True	G3	PUDC_B-controlled
IOL45A/GCLKT_18	I/O	11	bus2	none	GCLKT_18	True_of_IOL45B	True	H4	PUDC_B-controlled
IOL45B/GCLKC_18	I/O	11	bus2	none	GCLKC_18	Comp_of_IOL45A	True	G4	PUDC_B-controlled
IOL48A/GCLKT_17	I/O	10	bus2	none	GCLKT_17	True_of_IOL48B	True	K4	PUDC_B-controlled
IOL48B/GCLKC_17	I/O	10	bus2	none	GCLKC_17	Comp_of_IOL48A	True	J4	PUDC_B-controlled
IOL50A/GCLKT_16	I/O	10	bus2	none	GCLKT_16	True_of_IOL50B	True	L3	PUDC_B-controlled
IOL50B/GCLKC_16	I/O	10	bus2	none	GCLKC_16	Comp_of_IOL50A	True	K3	PUDC_B-controlled
IOL52A	I/O	10	bus2	none		True_of_IOL52B	True	M1	PUDC_B-controlled
IOL52B	I/O	10	bus2	none		Comp_of_IOL52A	True	L1	PUDC_B-controlled
IOL54A	I/O	10	bus2	none		True_of_IOL54B	True	M3	PUDC_B-controlled

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
IOL54B	I/O	10	bus2	none		Comp_of_IOL54A	True	M2	PUDC_B-controlled
IOL57A	I/O	10	bus2	none		True_of_IOL57B	True	K6	PUDC_B-controlled
IOL57B	I/O	10	bus2	none		Comp_of_IOL57A	True	J6	PUDC_B-controlled
IOL59A	I/O	10	bus2	none		True_of_IOL59B	True	L5	PUDC_B-controlled
IOL59B	I/O	10	bus2	none		Comp_of_IOL59A	True	L4	PUDC_B-controlled
IOL61A	I/O	10	bus2	none		True_of_IOL61B	True	N4	PUDC_B-controlled
IOL61B	I/O	10	bus2	none		Comp_of_IOL61A	True	N3	PUDC_B-controlled
IOL63A/LPLL1_T_IN0	I/O	10		none	LPLL1_T_IN0	True_of_IOL63B	True	R1	PUDC_B-controlled
IOL63B/LPLL1_C_IN0	I/O	10		none	LPLL1_C_IN0	Comp_of_IOL63A	True	P1	PUDC_B-controlled
IOL65A	I/O	10	bus2	none		True_of_IOL65B	none	L6	PUDC_B-controlled
IOL66A/LPLL1_T_IN1/LPLL1_T_FB0	I/O	10	bus2	none	LPLL1_T_IN1/LPLL1_T_FB0	True_of_IOL66B	True	P5	PUDC_B-controlled
IOL66B/LPLL1_C_IN1/LPLL1_C_FB0	I/O	10	bus2	none	LPLL1_C_IN1/LPLL1_C_FB0	Comp_of_IOL66A	True	P4	PUDC_B-controlled
IOL68A/LPLL1_T_IN2/LPLL1_T_FB0	I/O	10	bus2	none	LPLL1_T_IN2/LPLL1_T_FB0	True_of_IOL68B	True	P2	PUDC_B-controlled
IOL68B/LPLL1_C_IN2/LPLL1_C_FB0	I/O	10	bus2	none	LPLL1_C_IN2/LPLL1_C_FB0	Comp_of_IOL68A	True	N2	PUDC_B-controlled
IOL70A/BPLL0_T_IN0	I/O	10	bus2	none	BPLL0_T_IN0	True_of_IOL70B	True	M6	PUDC_B-controlled
IOL70B/BPLL0_C_IN0	I/O	10	bus2	none	BPLL0_C_IN0	Comp_of_IOL70A	True	M5	PUDC_B-controlled
IOL72A	I/O	10		none		True_of_IOL72B	True	P6	PUDC_B-controlled
IOL72B	I/O	10		none		Comp_of_IOL72A	True	N5	PUDC_B-controlled
IOR11A/TPLL1_T_IN0/TPLL1_T_FB1	I/O	3	bus3	none	TPLL1_T_IN0/TPLL1_T_FB1	True_of_IOR11B	True	U8	PUDC_B-controlled
IOR11B/MODE2/TPLL1_C_IN0/TPLL1_C_FB1	I/O	3	bus3	none	MODE2/TPLL1_C_IN0/TPLL1_C_FB1	Comp_of_IOR11A	True	U9	pull up
IOR1A/TCK	I/O	12		none	TCK	True_of_IOR1B	none	V12	PUDC_B-controlled
IOR1B/TDI	I/O	12		none	TDI	Comp_of_IOR1A	none	R13	PUDC_B-controlled
IOR20A	I/O	4	bus4	DQ4		True_of_IOR20B	True	H13	PUDC_B-controlled
IOR20B	I/O	4	bus4	DQ4		Comp_of_IOR20A	True	G13	PUDC_B-controlled
IOR22A	I/O	4	bus4	DQ4		True_of_IOR22B	True	J15	PUDC_B-controlled
IOR22B	I/O	4	bus4	DQ4		Comp_of_IOR22A	True	H15	PUDC_B-controlled
IOR24A	I/O	4	bus4	DQ4		True_of_IOR24B	True	G15	PUDC_B-controlled
IOR24B	I/O	4	bus4	DQ4		Comp_of_IOR24A	True	G16	PUDC_B-controlled
IOR26A	I/O	4	bus4	DQS4		True_of_IOR26B	True	J14	PUDC_B-controlled
IOR26B	I/O	4	bus4	DQS4		Comp_of_IOR26A	True	H14	PUDC_B-controlled
IOR30A	I/O	4	bus4	DQ4		True_of_IOR30B	True	G17	PUDC_B-controlled
IOR30B	I/O	4	bus4	DQ4		Comp_of_IOR30A	True	G18	PUDC_B-controlled
IOR32A	I/O	4		DQ4		True_of_IOR32B	True	H17	PUDC_B-controlled

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
IOR32B	I/O	4		DQ4		Comp_of_IOR32A	True	H18	PUDC_B-controlled
IOR34A	I/O	4		DQ4		True_of_IOR34B	True	L16	PUDC_B-controlled
IOR34B	I/O	4		DQ4		Comp_of_IOR34A	True	K16	PUDC_B-controlled
IOR36A/RPLL0_T_IN1/RPLL0_T_FB0	I/O	4	bus4	DQ4	RPLL0_T_IN1/RPLL0_T_FB0	True_of_IOR36B	True	K13	PUDC_B-controlled
IOR36B/RPLL0_C_IN1/RPLL0_C_FB0	I/O	4	bus4	DQ4	RPLL0_C_IN1/RPLL0_C_FB0	Comp_of_IOR36A	True	K14	PUDC_B-controlled
IOR39A/RPLL0_T_IN0/RPLL0_T_FB1	I/O	5	bus4	none	RPLL0_T_IN0/RPLL0_T_FB1	True_of_IOR39B	True	K17	PUDC_B-controlled
IOR39B/RPLL0_C_IN0/RPLL0_C_FB1	I/O	5	bus4	none	RPLL0_C_IN0/RPLL0_C_FB1	Comp_of_IOR39A	True	J17	PUDC_B-controlled
IOR3A/TMS	I/O	12		none	TMS	True_of_IOR3B	none	T13	PUDC_B-controlled
IOR3B/TDO	I/O	12		none	TDO	Comp_of_IOR3A	none	U13	PUDC_B-controlled
IOR41A/GCLKT_7	I/O	5	bus4	none	GCLKT_7	True_of_IOR41B	True	J19	PUDC_B-controlled
IOR41B/GCLKC_7	I/O	5	bus4	none	GCLKC_7	Comp_of_IOR41A	True	H19	PUDC_B-controlled
IOR43A	I/O	5		none		True_of_IOR43B	True	H20	PUDC_B-controlled
IOR43B	I/O	5		none		Comp_of_IOR43A	True	G20	PUDC_B-controlled
IOR45A	I/O	5	bus4	none		True_of_IOR45B	True	J22	PUDC_B-controlled
IOR45B	I/O	5	bus4	none		Comp_of_IOR45A	True	H22	PUDC_B-controlled
IOR47A	I/O	5	bus4	none		True_of_IOR47B	none	J16	PUDC_B-controlled
IOR48A	I/O	5	bus4	none		True_of_IOR48B	True	L14	PUDC_B-controlled
IOR48B	I/O	5	bus4	none		Comp_of_IOR48A	True	L15	PUDC_B-controlled
IOR50A	I/O	5	bus4	none		True_of_IOR50B	True	M13	PUDC_B-controlled
IOR50B	I/O	5	bus4	none		Comp_of_IOR50A	True	L13	PUDC_B-controlled
IOR52A	I/O	5	bus4	none		True_of_IOR52B	True	M15	PUDC_B-controlled
IOR52B	I/O	5	bus4	none		Comp_of_IOR52A	True	M16	PUDC_B-controlled
IOR54A/GCLKT_5	I/O	5	bus4	none	GCLKT_5	True_of_IOR54B	True	J20	PUDC_B-controlled
IOR54B/GCLKC_5	I/O	5	bus4	none	GCLKC_5	Comp_of_IOR54A	True	J21	PUDC_B-controlled
IOR56A	I/O	5	bus4	none		True_of_IOR56B	none	M17	PUDC_B-controlled
IOR57A/GCLKT_6	I/O	5	bus4	DQ5	GCLKT_6	True_of_IOR57B	True	K18	PUDC_B-controlled
IOR57B/GCLKC_6	I/O	5	bus4	DQ5	GCLKC_6	Comp_of_IOR57A	True	K19	PUDC_B-controlled
IOR59A	I/O	5	bus4	DQ5		True_of_IOR59B	True	K21	PUDC_B-controlled
IOR59B	I/O	5	bus4	DQ5		Comp_of_IOR59A	True	K22	PUDC_B-controlled
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	L12	PUDC_B-controlled
IOR5B/READY	I/O	3		none	READY	Comp_of_IOR5A	True	U12	pull down
IOR61A/SDA/GCLKT_4/RPLL1_T_IN2/RPLL1_T_FB0	I/O	5	bus4	DQ5	SDA/GCLKT_4/RPLL1_T_IN2/RPLL1_T_FB0	True_of_IOR61B	True	L19	PUDC_B-controlled

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
IOR61B/SCL/GCLKC_4/RPLL1_C_IN2/RPLL1_C_FB0	I/O	5	bus4	DQ5	SCL/GCLKC_4/RPLL1_C_IN2/RPLL1_C_FB0	Comp_of_IOR61A	True	L20	PUDC_B-controlled
IOR63A/SI/SSIO	I/O	5		DQS5	SI/SSIO	True_of_IOR63B	True	N22	PUDC_B-controlled
IOR63B/SSPI_CS_N	I/O	5		DQS5	SSPI_CS_N	Comp_of_IOR63A	True	M22	PUDC_B-controlled
IOR66A/SO/SSI1/RPLL1_T_IN1/RPLL1_T_FB1	I/O	5	bus4	DQ5	SO/SSI1/RPLL1_T_IN1/RPLL1_T_FB1	True_of_IOR66B	True	M18	PUDC_B-controlled
IOR66B/SSPI_CLK/RPLL1_C_IN1/RPLL1_C_FB1	I/O	5	bus4	DQ5	SSPI_CLK/RPLL1_C_IN1/RPLL1_C_FB1	Comp_of_IOR66A	True	L18	PUDC_B-controlled
IOR68A	I/O	5	bus4	DQ5		True_of_IOR68B	True	M21	PUDC_B-controlled
IOR68B	I/O	5	bus4	DQ5		Comp_of_IOR68A	True	L21	PUDC_B-controlled
IOR70A/SSPI_WPN/SSI2	I/O	5		DQ5	SSPI_WPN/SSI2	True_of_IOR70B	True	N20	PUDC_B-controlled
IOR70B/CLKHOLD_N/SSI3	I/O	5		DQ5	CLKHOLD_N/SSI3	Comp_of_IOR70A	True	M20	PUDC_B-controlled
IOR72A/RPLL1_T_IN0	I/O	5		DQ5	RPLL1_T_IN0	True_of_IOR72B	True	N18	PUDC_B-controlled
IOR72B/RPLL1_C_IN0	I/O	5		DQ5	RPLL1_C_IN0	Comp_of_IOR72A	True	N19	PUDC_B-controlled
IOR7A/MODE1	I/O	3		none	MODE1	True_of_IOR7B	True	U10	pull up
IOR7B/MODE0	I/O	3		none	MODE0	Comp_of_IOR7A	True	U11	pull down
IOR9A/DONE	I/O	3		none	DONE	True_of_IOR9B	True	G11	pull down
IOR9B/RECONFIG_N	I/O	3		none	RECONFIG_N	Comp_of_IOR9A	True	N12	pull up
IOT104A/GCLKT_1	I/O	1	bus2	DQ1	GCLKT_1	True_of_IOT104B	True	B17	PUDC_B-controlled
IOT104B/GCLKC_1	I/O	1	bus2	DQ1	GCLKC_1	Comp_of_IOT104A	True	B18	PUDC_B-controlled
IOT106A/GCLKT_0	I/O	1	bus2	DQ1	GCLKT_0	True_of_IOT106B	True	D17	PUDC_B-controlled
IOT106B/GCLKC_0	I/O	1	bus2	DQ1	GCLKC_0	Comp_of_IOT106A	True	C17	PUDC_B-controlled
IOT113A/Q0REF_T_IN1	I/O	2	bus1	DQ2	Q0REF_T_IN1	True_of_IOT113B	True	A18	PUDC_B-controlled
IOT113B/Q0REF_C_IN1	I/O	2	bus1	DQ2	Q0REF_C_IN1	Comp_of_IOT113A	True	A19	PUDC_B-controlled
IOT115A/GCLKT_3	I/O	2	bus1	DQ2	GCLKT_3	True_of_IOT115B	True	C18	PUDC_B-controlled
IOT115B/GCLKC_3	I/O	2	bus1	DQ2	GCLKC_3	Comp_of_IOT115A	True	C19	PUDC_B-controlled
IOT117A	I/O	2	bus1	DQS2		True_of_IOT117B	True	F18	PUDC_B-controlled
IOT117B	I/O	2	bus1	DQS2		Comp_of_IOT117A	True	E18	PUDC_B-controlled
IOT120A/GCLKT_2	I/O	2	bus1	DQ2	GCLKT_2	True_of_IOT120B	True	E19	PUDC_B-controlled
IOT120B/GCLKC_2	I/O	2	bus1	DQ2	GCLKC_2	Comp_of_IOT120A	True	D19	PUDC_B-controlled
IOT122A	I/O	2	bus1	DQ2		True_of_IOT122B	True	B20	PUDC_B-controlled
IOT122B	I/O	2	bus1	DQ2		Comp_of_IOT122A	True	A20	PUDC_B-controlled
IOT124A	I/O	2	bus1	DQ2		True_of_IOT124B	True	F19	PUDC_B-controlled
IOT124B	I/O	2	bus1	DQ2		Comp_of_IOT124A	True	F20	PUDC_B-controlled

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
IOT131A	I/O	2	bus0	DQ3		True_of_IOT131B	True	D20	PUDC_B-controlled
IOT131B	I/O	2	bus0	DQ3		Comp_of_IOT131A	True	C20	PUDC_B-controlled
IOT133A	I/O	2	bus0	DQ3		True_of_IOT133B	True	C22	PUDC_B-controlled
IOT133B	I/O	2	bus0	DQ3		Comp_of_IOT133A	True	B22	PUDC_B-controlled
IOT135A	I/O	2	bus0	DQS3		True_of_IOT135B	True	B21	PUDC_B-controlled
IOT135B	I/O	2	bus0	DQS3		Comp_of_IOT135A	True	A21	PUDC_B-controlled
IOT138A	I/O	2	bus0	DQ3		True_of_IOT138B	True	E21	PUDC_B-controlled
IOT138B	I/O	2	bus0	DQ3		Comp_of_IOT138A	True	D21	PUDC_B-controlled
IOT140A	I/O	2	bus0	DQ3		True_of_IOT140B	True	E22	PUDC_B-controlled
IOT140B	I/O	2	bus0	DQ3		Comp_of_IOT140A	True	D22	PUDC_B-controlled
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	F21	PUDC_B-controlled
IOT144A	I/O	2	bus0	DQ3		True_of_IOT144B	True	G21	PUDC_B-controlled
IOT144B	I/O	2	bus0	DQ3		Comp_of_IOT144A	True	G22	PUDC_B-controlled
IOT146A/TPLL1_T_IN1/TPLL1_T_FB0	I/O	2	bus0	DQ3	TPLL1_T_IN1/TPLL1_T_FB0	True_of_IOT146B	True	T16	PUDC_B-controlled
IOT78A	I/O	1	bus2	DQ0		True_of_IOT78B	True	E13	PUDC_B-controlled
IOT78B	I/O	1	bus2	DQ0		Comp_of_IOT78A	True	E14	PUDC_B-controlled
IOT80A/TPLL0_T_IN1/TPLL0_T_FB1	I/O	1	bus2	DQ0	TPLL0_T_IN1/TPLL0_T_FB1	True_of_IOT80B	True	F13	PUDC_B-controlled
IOT80B/TPLL0_C_IN1/TPLL0_C_FB1	I/O	1	bus2	DQ0	TPLL0_C_IN1/TPLL0_C_FB1	Comp_of_IOT80A	True	F14	PUDC_B-controlled
IOT82A/PCIE_HOST_RSTN/TPLL0_T_IN2/TPLL0_T_FB0	I/O	1	bus2	DQ0	PCIE_HOST_RSTN/TPLL0_T_IN2/TPLL0_T_FB0	True_of_IOT82B	True	D14	PUDC_B-controlled
IOT82B/TPLL0_C_IN2/TPLL0_C_FB0	I/O	1	bus2	DQ0	TPLL0_C_IN2/TPLL0_C_FB0	Comp_of_IOT82A	True	D15	PUDC_B-controlled
IOT85A	I/O	1		DQS0		True_of_IOT85B	True	C14	PUDC_B-controlled
IOT85B	I/O	1		DQS0		Comp_of_IOT85A	True	C15	PUDC_B-controlled
IOT87A	I/O	1	bus2	DQ0		True_of_IOT87B	True	E16	PUDC_B-controlled
IOT87B	I/O	1	bus2	DQ0		Comp_of_IOT87A	True	D16	PUDC_B-controlled
IOT89A/Q0REF_T_IN0	I/O	1	bus2	DQ0	Q0REF_T_IN0	True_of_IOT89B	True	F16	PUDC_B-controlled
IOT89B/Q0REF_C_IN0	I/O	1	bus2	DQ0	Q0REF_C_IN0	Comp_of_IOT89A	True	E17	PUDC_B-controlled
IOT91A	I/O	1	bus2	DQ1		True_of_IOT91B	True	F15	PUDC_B-controlled
IOT93A	I/O	1	bus2	DQ1		True_of_IOT93B	True	C13	PUDC_B-controlled
IOT93B	I/O	1	bus2	DQ1		Comp_of_IOT93A	True	B13	PUDC_B-controlled
IOT95A	I/O	1	bus2	DQ1		True_of_IOT95B	True	A13	PUDC_B-controlled
IOT95B	I/O	1	bus2	DQ1		Comp_of_IOT95A	True	A14	PUDC_B-controlled
IOT97A	I/O	1	bus2	DQ1		True_of_IOT97B	True	B15	PUDC_B-controlled
IOT97B	I/O	1	bus2	DQ1		Comp_of_IOT97A	True	B16	PUDC_B-controlled

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
IOT99A	I/O	1	bus2	DQS1		True_of_IOT99B	True	A15	PUDC_B-controlled
IOT99B	I/O	1	bus2	DQS1		Comp_of_IOT99A	True	A16	PUDC_B-controlled
ADCTN	DIO	ADC		none			none	N9	
ADCTP	DIO	ADC		none			none	N10	
ADCVN	DIO	ADC		none			none	M9	
ADCVP	DIO	ADC		none			none	L10	
Q0_ATEST_O	DIO	Q0		none			none	F8	
Q0_LN0_RXM_I	DIO	Q0		none			none	A8	
Q0_LN0_RXP_I	DIO	Q0		none			none	B8	
Q0_LN0_TXM_O	DIO	Q0		none			none	A4	
Q0_LN0_TXP_O	DIO	Q0		none			none	B4	
Q0_LN1_RXM_I	DIO	Q0		none			none	C11	
Q0_LN1_RXP_I	DIO	Q0		none			none	D11	
Q0_LN1_TXM_O	DIO	Q0		none			none	C5	
Q0_LN1_TXP_O	DIO	Q0		none			none	D5	
Q0_LN2_RXM_I	DIO	Q0		none			none	A10	
Q0_LN2_RXP_I	DIO	Q0		none			none	B10	
Q0_LN2_TXM_O	DIO	Q0		none			none	A6	
Q0_LN2_TXP_O	DIO	Q0		none			none	B6	
Q0_LN3_RXM_I	DIO	Q0		none			none	C9	
Q0_LN3_RXP_I	DIO	Q0		none			none	D9	
Q0_LN3_TXM_O	DIO	Q0		none			none	C7	
Q0_LN3_TXP_O	DIO	Q0		none			none	D7	
Q0_REFCLKM_0	DIO	Q0		none			none	E6	
Q0_REFCLKM_1	DIO	Q0		none			none	E10	
Q0_REFCLKP_0	DIO	Q0		none			none	F6	
Q0_REFCLKP_1	DIO	Q0		none			none	F10	
VDDAQ0	Power	N/A						F9	
VDDAQ0	Power	N/A						E8	
VDDAQ0	Power	N/A						F7	
VDDHAQ0	Power	N/A						K12	
VDDTQ0	Power	N/A						D10	
VDDTQ0	Power	N/A						D6	
VCC	Power	N/A						J9	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
VCC	Power	N/A						P10	
VCC	Power	N/A						P8	
VCC	Power	N/A						N7	
VCC	Power	N/A						H10	
VCC	Power	N/A						M8	
VCC	Power	N/A						R9	
VCC	Power	N/A						T8	
VCC	Power	N/A						R7	
VCC	Power	N/A						T10	
VCC	Power	N/A						K8	
VCC	Power	N/A						H8	
VCC	Power	N/A						J7	
VCC	Power	N/A						L7	
VCCIO1	Power	N/A						B14	
VCCIO1	Power	N/A						A17	
VCCIO1	Power	N/A						C21	
VCCIO10	Power	N/A						C1	
VCCIO10	Power	N/A						H6	
VCCIO10	Power	N/A						F2	
VCCIO11	Power	N/A						M4	
VCCIO11	Power	N/A						J3	
VCCIO11	Power	N/A						N1	
VCCIO3_12	Power	N/A						F12	
VCCIO3_12	Power	N/A						T12	
VCCIO2	Power	N/A						D18	
VCCIO2	Power	N/A						E15	
VCCIO2	Power	N/A						F22	
VCCIO4	Power	N/A						H16	
VCCIO4	Power	N/A						J13	
VCCIO4	Power	N/A						G19	
VCCIO5	Power	N/A						L17	
VCCIO5	Power	N/A						N21	
VCCIO5	Power	N/A						K20	
VCCIO6	Power	N/A						M14	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
VCCIO6	Power	N/A						P18	
VCCIO7	Power	N/A						T22	
VCCIO7	Power	N/A						R15	
VCCIO8	Power	N/A						Y20	
VCCIO8	Power	N/A						U19	
VCCIO9	Power	N/A						V6	
VCCIO9	Power	N/A						AB4	
VCCIO9	Power	N/A						T2	
VCCIO9	Power	N/A						AA7	
VCCIO9	Power	N/A						W3	
VCCIO9	Power	N/A						R5	
VCCX	Power	N/A						P12	
VCCX	Power	N/A						R11	
VCCX	Power	N/A						H12	
VCCX	Power	N/A						M12	
VDD12M	Power	N/A						B5	
VDD12M	Power	N/A						B7	
VDD12M	Power	N/A						B9	
VDD12M	Power	N/A						B11	
VDD12M	Power	N/A						C4	
VDD12M	Power	N/A						C8	
VEFUSE_VCCADC	Power	N/A						K10	
VREFN	Power	N/A						L9	
VREFP	Power	N/A						M10	
VSS	Ground	N/A						T17	
VSS	Ground	N/A						D8	
VSS	Ground	N/A						A2	
VSS	Ground	N/A						A3	
VSS	Ground	N/A						A5	
VSS	Ground	N/A						A7	
VSS	Ground	N/A						A9	
VSS	Ground	N/A						A11	
VSS	Ground	N/A						A12	
VSS	Ground	N/A						A22	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
VSS	Ground	N/A						AA2	
VSS	Ground	N/A						AA12	
VSS	Ground	N/A						AA22	
VSS	Ground	N/A						AB9	
VSS	Ground	N/A						AB19	
VSS	Ground	N/A						B3	
VSS	Ground	N/A						B12	
VSS	Ground	N/A						B19	
VSS	Ground	N/A						C3	
VSS	Ground	N/A						C6	
VSS	Ground	N/A						C10	
VSS	Ground	N/A						C12	
VSS	Ground	N/A						C16	
VSS	Ground	N/A						D3	
VSS	Ground	N/A						D4	
VSS	Ground	N/A						D12	
VSS	Ground	N/A						D13	
VSS	Ground	N/A						E4	
VSS	Ground	N/A						E5	
VSS	Ground	N/A						E7	
VSS	Ground	N/A						E9	
VSS	Ground	N/A						E11	
VSS	Ground	N/A						E20	
VSS	Ground	N/A						F5	
VSS	Ground	N/A						F11	
VSS	Ground	N/A						F17	
VSS	Ground	N/A						G5	
VSS	Ground	N/A						G6	
VSS	Ground	N/A						G7	
VSS	Ground	N/A						G8	
VSS	Ground	N/A						G9	
VSS	Ground	N/A						G10	
VSS	Ground	N/A						G12	
VSS	Ground	N/A						G14	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
VSS	Ground	N/A						H1	
VSS	Ground	N/A						H7	
VSS	Ground	N/A						H9	
VSS	Ground	N/A						H11	
VSS	Ground	N/A						H21	
VSS	Ground	N/A						J8	
VSS	Ground	N/A						J10	
VSS	Ground	N/A						J12	
VSS	Ground	N/A						J18	
VSS	Ground	N/A						K5	
VSS	Ground	N/A						K7	
VSS	Ground	N/A						K11	
VSS	Ground	N/A						K15	
VSS	Ground	N/A						L2	
VSS	Ground	N/A						L8	
VSS	Ground	N/A						L22	
VSS	Ground	N/A						M7	
VSS	Ground	N/A						M11	
VSS	Ground	N/A						M19	
VSS	Ground	N/A						N6	
VSS	Ground	N/A						N8	
VSS	Ground	N/A						N16	
VSS	Ground	N/A						P3	
VSS	Ground	N/A						P7	
VSS	Ground	N/A						P9	
VSS	Ground	N/A						P11	
VSS	Ground	N/A						P13	
VSS	Ground	N/A						R8	
VSS	Ground	N/A						R10	
VSS	Ground	N/A						R12	
VSS	Ground	N/A						R20	
VSS	Ground	N/A						T7	
VSS	Ground	N/A						T9	
VSS	Ground	N/A						T11	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A ^[1]	Termination During Configuration
VSS	Ground	N/A						U4	
VSS	Ground	N/A						U14	
VSS	Ground	N/A						V1	
VSS	Ground	N/A						V11	
VSS	Ground	N/A						V21	
VSS	Ground	N/A						W8	
VSS	Ground	N/A						W18	
VSS	Ground	N/A						Y5	
VSS	Ground	N/A						Y15	
VSS	Ground	N/A						K9	
NC	N/A	N/A						AA17	
NC	N/A	N/A						AB14	
NC	N/A	N/A						V16	
NC	N/A	N/A						W13	
NC	N/A	N/A						Y10	
NC	N/A	N/A						E12	
NC	N/A	N/A						J11	
NC	N/A	N/A						L11	
NC	N/A	N/A						N11	

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225 ^[1]	Termination During Configuration
IOB12A	I/O	9		DQS12		True_of_IOB12B	True	R3	PUDC_B-controlled
IOB12B	I/O	9		DQS12		Comp_of_IOB12A	True	P3	PUDC_B-controlled
IOB14A	I/O	9		DQ12		True_of_IOB14B	True	N4	PUDC_B-controlled
IOB14B	I/O	9		DQ12		Comp_of_IOB14A	True	M4	PUDC_B-controlled
IOB16A	I/O	9	bus4	DQ12		True_of_IOB16B	True	P5	PUDC_B-controlled
IOB16B	I/O	9	bus4	DQ12		Comp_of_IOB16A	True	N5	PUDC_B-controlled
IOB18A/GCLKT_12	I/O	9	bus4	DQ11	GCLKT_12	True_of_IOB18B	True	M5	PUDC_B-controlled
IOB18B/GCLKC_12	I/O	9	bus4	DQ11	GCLKC_12	Comp_of_IOB18A	True	L5	PUDC_B-controlled
IOB1A	I/O	9	bus4	DQ12		True_of_IOB1B	True	L1	PUDC_B-controlled
IOB1B	I/O	9	bus4	DQ12		Comp_of_IOB1A	True	L2	PUDC_B-controlled
IOB20A	I/O	9	bus4	DQ11		True_of_IOB20B	True	R4	PUDC_B-controlled
IOB20B	I/O	9	bus4	DQ11		Comp_of_IOB20A	True	R5	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	R6	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	R7	PUDC_B-controlled
IOB24A	I/O	9	bus4	DQ11		True_of_IOB24B	True	N6	PUDC_B-controlled
IOB24B	I/O	9	bus4	DQ11		Comp_of_IOB24A	True	M6	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	R8	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	R9	PUDC_B-controlled
IOB29A	I/O	9	bus4	DQ11		True_of_IOB29B	True	P7	PUDC_B-controlled
IOB29B	I/O	9	bus4	DQ11		Comp_of_IOB29A	True	N7	PUDC_B-controlled
IOB31A/GCLKT_14	I/O	9	bus4	DQ11	GCLKT_14	True_of_IOB31B	True	N8	PUDC_B-controlled
IOB31B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB31A	True	M8	PUDC_B-controlled
IOB33A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB33B	True	P9	PUDC_B-controlled
IOB33B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB33A	True	N9	PUDC_B-controlled
IOB35A	I/O	9	bus4	DQ10		True_of_IOB35B	True	L6	PUDC_B-controlled
IOB35B	I/O	9	bus4	DQ11		Comp_of_IOB35A	True	L7	PUDC_B-controlled
IOB38A/GCLKT_13	I/O	9	bus4	DQ10	GCLKT_13	True_of_IOB38B	True	M9	PUDC_B-controlled
IOB38B/GCLKC_13	I/O	9	bus4	DQ10	GCLKC_13	Comp_of_IOB38A	True	L8	PUDC_B-controlled
IOB3A/BPLL0_T_IN1/BPLL0_T_FB0	I/O	9	bus4	DQ12	BPLL0_T_IN1/BPLL0_T_FB0	True_of_IOB3B	True	M3	PUDC_B-controlled
IOB3B/BPLL0_C_IN1/BPLL0_C_FB0	I/O	9	bus4	DQ12	BPLL0_C_IN1/BPLL0_C_FB0	Comp_of_IOB3A	True	L3	PUDC_B-controlled
IOB5A/BPLL0_T_IN2/BPLL0_T_FB1	I/O	9	bus4	DQ12	BPLL0_T_IN2/BPLL0_T_FB1	True_of_IOB5B	True	M1	PUDC_B-controlled
IOB5B/BPLL0_C_IN2/BPLL0_C_FB1	I/O	9	bus4	DQ12	BPLL0_C_IN2/BPLL0_C_FB1	Comp_of_IOB5A	True	N2	PUDC_B-controlled
IOB75A	I/O	8	bus4	DQ8		True_of_IOB75B	True	L9	PUDC_B-controlled
IOB75B	I/O	8	bus4	DQ8		Comp_of_IOB75A	True	K8	PUDC_B-controlled

Note!										
[1] LV version										
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225 ^[1]	Termination During Configuration	
I0B77A/BPLL1_T_IN2/BPLL1_T_FB0	I/O	8	bus4	DQ8	BPLL1_T_IN2/BPLL1_T_FB0	True_of_I0B77B	True	R10	PUDC	B-controlled
I0B77B/BPLL1_C_IN2/BPLL1_C_FB0	I/O	8	bus4	DQ8	BPLL1_C_IN2/BPLL1_C_FB0	Comp_of_I0B77A	True	R11	PUDC	B-controlled
I0B79A	I/O	8	bus4	DQ8		True_of_I0B79B	True	P11	PUDC	B-controlled
I0B79B	I/O	8	bus4	DQ8		Comp_of_I0B79A	True	N11	PUDC	B-controlled
I0B7A	I/O	9	bus4	DQ12		True_of_I0B7B	True	N1	PUDC	B-controlled
I0B7B	I/O	9	bus4	DQ12		Comp_of_I0B7A	True	P1	PUDC	B-controlled
I0B81A/GCLKT_11	I/O	8		DQ8	GCLKT_11	True_of_I0B81B	True	N10	PUDC	B-controlled
I0B81B/GCLKC_11	I/O	8		DQ8	GCLKC_11	Comp_of_I0B81A	True	M10	PUDC	B-controlled
I0B85A	I/O	8		DQS8		True_of_I0B85B	True	R13	PUDC	B-controlled
I0B85B	I/O	8		DQS8		Comp_of_I0B85A	True	R12	PUDC	B-controlled
I0B87A/GCLKT_10	I/O	8	bus4	DQ8	GCLKT_10	True_of_I0B87B	True	N12	PUDC	B-controlled
I0B87B/GCLKC_10	I/O	8	bus4	DQ8	GCLKC_10	Comp_of_I0B87A	True	M11	PUDC	B-controlled
I0B89A	I/O	8	bus4	DQ8		True_of_I0B89B	True	L10	PUDC	B-controlled
I0B89B	I/O	8	bus4	DQ8		Comp_of_I0B89A	True	K10	PUDC	B-controlled
I0B91A	I/O	8	bus4	DQ8		True_of_I0B91B	True	R14	PUDC	B-controlled
I0B91B	I/O	8	bus4	DQ8		Comp_of_I0B91A	True	P13	PUDC	B-controlled
I0B9A	I/O	9	bus4	DQ12		True_of_I0B9B	True	R2	PUDC	B-controlled
I0B9B	I/O	9	bus4	DQ12		Comp_of_I0B9A	True	P2	PUDC	B-controlled
I0L41A	I/O	11	bus2	none		True_of_I0L41B	True	F5	PUDC	B-controlled
I0L41B	I/O	11	bus2	none		Comp_of_I0L41A	True	G5	PUDC	B-controlled
I0L45A/GCLKT_18	I/O	11	bus2	none	GCLKT_18	True_of_I0L45B	True	K4	PUDC	B-controlled
I0L45B/GCLKC_18	I/O	11	bus2	none	GCLKC_18	Comp_of_I0L45A	True	K3	PUDC	B-controlled
I0L48A/GCLKT_17	I/O	10	bus2	none	GCLKT_17	True_of_I0L48B	True	H5	PUDC	B-controlled
I0L48B/GCLKC_17	I/O	10	bus2	none	GCLKC_17	Comp_of_I0L48A	True	H6	PUDC	B-controlled
I0L50A/GCLKT_16	I/O	10	bus2	none	GCLKT_16	True_of_I0L50B	True	K5	PUDC	B-controlled
I0L50B/GCLKC_16	I/O	10	bus2	none	GCLKC_16	Comp_of_I0L50A	True	J5	PUDC	B-controlled
I0L66A/PUDC_B/LPLL1_T_IN1/LPLL1_T_FB0	I/O	10	bus2	none	PUDC_B/LPLL1_T_IN1/LPLL1_T_FB0	True_of_I0L66B	True	K1	pull down	
I0R15A/D11	I/O	3	bus3	none	D11	True_of_I0R15B	True	F11	PUDC	B-controlled
I0R15B/D12	I/O	3	bus3	none	D12	Comp_of_I0R15A	True	G11	PUDC	B-controlled
I0R17A/MODE1/GCLKT_4	I/O	3	bus3	none	MODE1/GCLKT_4	True_of_I0R17B	True	F15	pull up	
I0R17B/D10/GCLKC_4	I/O	3	bus3	none	D10/GCLKC_4	Comp_of_I0R17A	True	G15	PUDC	B-controlled
I0R1A/TCK	I/O	12		none	TCK	True_of_I0R1B	none	C15	pull up	
I0R1B/TDI	I/O	12		none	TDI	Comp_of_I0R1A	none	B15	pull up	

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225 ^[1]	Termination During Configuration
IOR20A/D01/MI2	I/O	4	bus4	DQ4	D01/MI2	True_of_IOR20B	True	G13	PUDC_B-controlled
IOR20B/D02/MI3	I/O	4	bus4	DQ4	D02/MI3	Comp_of_IOR20A	True	G14	PUDC_B-controlled
IOR34A/D13	I/O	4		DQ4	D13	True_of_IOR34B	True	H15	PUDC_B-controlled
IOR34B/EMCCLK	I/O	4		DQ4	EMCCLK	Comp_of_IOR34A	True	J15	PUDC_B-controlled
IOR36A/GCLKT_5/RPLL0_T_IN1/RPLL0_T_FB0	I/O	4	bus4	DQ4	GCLKT_5/RPLL0_T_IN1/RPLL0_T_FB0	True_of_IOR36B	True	G12	PUDC_B-controlled
IOR36B/GCLKC_5/RPLL0_C_IN1/RPLL0_C_FB0	I/O	4	bus4	DQ4	GCLKC_5/RPLL0_C_IN1/RPLL0_C_FB0	Comp_of_IOR36A	True	H12	PUDC_B-controlled
IOR3A/TMS	I/O	12		none	TMS	True_of_IOR3B	none	E15	pull up
IOR3B/TDO	I/O	12		none	TDO	Comp_of_IOR3A	none	D15	pull up
IOR41A/D14/GCLKT_7	I/O	5	bus4	none	D14/GCLKT_7	True_of_IOR41B	True	H11	PUDC_B-controlled
IOR41B/D15/GCLKC_7	I/O	5	bus4	none	D15/GCLKC_7	Comp_of_IOR41A	True	H10	PUDC_B-controlled
IOR47A/DONE	I/O	5	bus4	none	DONE	True_of_IOR47B	none	H13	pull down
IOR56A/RECONFIG_N	I/O	5	bus4	none	RECONFIG_N	True_of_IOR56B	none	K15	pull up
IOR57A/GCLKT_6	I/O	5	bus4	DQ5	GCLKT_6	True_of_IOR57B	True	J13	PUDC_B-controlled
IOR57B/GCLKC_6	I/O	5	bus4	DQ5	GCLKC_6	Comp_of_IOR57A	True	J14	PUDC_B-controlled
IOR59A	I/O	5	bus4	DQ5		True_of_IOR59B	True	J11	PUDC_B-controlled
IOR59B	I/O	5	bus4	DQ5		Comp_of_IOR59A	True	K11	PUDC_B-controlled
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	E13	PUDC_B-controlled
IOR5B/MODE0	I/O	3		none	MODE0	Comp_of_IOR5A	True	E14	PUDC_B-controlled
IOR61A/D07/SDA/RPLL1_T_IN2/RPLL1_T_FB0	I/O	5	bus4	DQ5	D07/SDA/RPLL1_T_IN2/RPLL1_T_FB0	True_of_IOR61B	True	K12	PUDC_B-controlled
IOR61B/RDWR_B/SCL/RPLL1_C_IN2/RPLL1_C_FB0	I/O	5	bus4	DQ5	RDWR_B/SCL/RPLL1_C_IN2/RPLL1_C_FB0	Comp_of_IOR61A	True	K13	PUDC_B-controlled
IOR63A/D03/SI/SSIO	I/O	5		DQS5	D03/SI/SSIO	True_of_IOR63B	True	L13	PUDC_B-controlled
IOR63B/D04/SSPI_CS_N	I/O	5		DQS5	D04/SSPI_CS_N	Comp_of_IOR63A	True	L14	PUDC_B-controlled
IOR66A/D05/SO/SSI1/RPLL1_T_IN1/RPLL1_T_FB1	I/O	5	bus4	DQ5	D05/SO/SSI1/RPLL1_T_IN1/RPLL1_T_FB1	True_of_IOR66B	True	L15	PUDC_B-controlled
IOR66B/D06/SSPI_CLK/RPLL1_C_IN1/RPLL1_C_FB1	I/O	5	bus4	DQ5	D06/SSPI_CLK/RPLL1_C_IN1/RPLL1_C_FB1	Comp_of_IOR66A	True	M15	PUDC_B-controlled
IOR68A	I/O	5	bus4	DQ5		True_of_IOR68B	True	L12	PUDC_B-controlled
IOR68B	I/O	5	bus4	DQ5		Comp_of_IOR68A	True	M13	PUDC_B-controlled
IOR70A/D08/SSPI_WPN/SSI2	I/O	5		DQ5	D08/SSPI_WPN/SSI2	True_of_IOR70B	True	N14	PUDC_B-controlled
IOR70B/D09/CLKHOLD_N/SSI3	I/O	5		DQ5	D09/CLKHOLD_N/SSI3	Comp_of_IOR70A	True	N15	PUDC_B-controlled

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225 ^[1]	Termination During Configuration
IOR72A/READY/RPLL1_T_IN0	I/O	5		DQ5	READY/RPLL1_T_IN0	True_of_IOR72B	True	P14	pull down
IOR72B/CSO_B/MCS_N/RPLL1_C_IN0	I/O	5		DQ5	CSO_B/MCS_N/RPLL1_C_IN0	Comp_of_IOR72A	True	P15	PUDC_B-controlled
IOR9A/D00/DIN/MISO/MI1	I/O	3		none	D00/DIN/MISO/MI1	True_of_IOR9B	True	F12	PUDC_B-controlled
IOR9B/CSI_B/MOSI/MI0	I/O	3		none	CSI_B/MOSI/MI0	Comp_of_IOR9A	True	F13	PUDC_B-controlled
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	B13	PUDC_B-controlled
IOT142B/DOUT	I/O	2	bus0	DQ3	DOUT	Comp_of_IOT142A	True	A13	pull up
IOT144A	I/O	2	bus0	DQ3		True_of_IOT144B	True	B14	PUDC_B-controlled
IOT144B	I/O	2	bus0	DQ3		Comp_of_IOT144A	True	A14	PUDC_B-controlled
IOT146A/TPLL1_T_IN1/TPLL1_T_FB0	I/O	2	bus0	DQ3	TPLL1_T_IN1/TPLL1_T_FB0	True_of_IOT146B	True	D13	PUDC_B-controlled
IOT146B/TPLL1_C_IN1/TPLL1_C_FB0	I/O	2	bus0	DQ3	TPLL1_C_IN1/TPLL1_C_FB0	Comp_of_IOT146A	True	C14	PUDC_B-controlled
IOT74A	I/O	1	bus2	DQ0		True_of_IOT74B	True	E5	PUDC_B-controlled
IOT74B	I/O	1	bus2	DQ0		Comp_of_IOT74A	True	E6	PUDC_B-controlled
IOT76A/TPLL0_T_IN0	I/O	1	bus2	DQ0	TPLL0_T_IN0	True_of_IOT76B	True	E7	PUDC_B-controlled
IOT76B/TPLL0_C_IN0	I/O	1	bus2	DQ0	TPLL0_C_IN0	Comp_of_IOT76A	True	E8	PUDC_B-controlled
IOT78A	I/O	1	bus2	DQ0		True_of_IOT78B	True	F8	PUDC_B-controlled
IOT78B	I/O	1	bus2	DQ0		Comp_of_IOT78A	True	E9	PUDC_B-controlled
IOT89A/GCLKT_1/Q0REF_T_IN0	I/O	1	bus2	DQ0	GCLKT_1/Q0REF_T_IN0	True_of_IOT89B	True	F10	PUDC_B-controlled
IOT89B/GCLKC_1/Q0REF_C_IN0	I/O	1	bus2	DQ0	GCLKC_1/Q0REF_C_IN0	Comp_of_IOT89A	True	E10	PUDC_B-controlled
M0_CKN	DIO	MIPI		none			none	F3	
M0_CKP	DIO	MIPI		none			none	G3	
M0_D0N	DIO	MIPI		none			none	J3	
M0_D0P	DIO	MIPI		none			none	J4	
M0_D1N	DIO	MIPI		none			none	H3	
M0_D1P	DIO	MIPI		none			none	H4	
M0_D2N	DIO	MIPI		none			none	E3	
M0_D2P	DIO	MIPI		none			none	F4	
M0_D3N	DIO	MIPI		none			none	C2	
M0_D3P	DIO	MIPI		none			none	C1	
M1_D0A	DIO	MIPI		none			none	D1	
M1_D0B	DIO	MIPI		none			none	E2	
M1_D0C	DIO	MIPI		none			none	E1	
M1_D1A	DIO	MIPI		none			none	F1	
M1_D1B	DIO	MIPI		none			none	G1	
M1_D1C	DIO	MIPI		none			none	G2	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225 ^[1]	Termination During Configuration
M1_D2A	DIO	MIPI		none			none	H1	
M1_D2B	DIO	MIPI		none			none	J1	
M1_D2C	DIO	MIPI		none			none	J2	
Q0_LN0_RXM_I	DIO	Q0		none			none	A3	
Q0_LN0_RXP_I	DIO	Q0		none			none	B3	
Q0_LN0_TXM_O	DIO	Q0		none			none	C4	
Q0_LN0_TXP_O	DIO	Q0		none			none	D4	
Q0_LN1_RXM_I	DIO	Q0		none			none	A7	
Q0_LN1_RXP_I	DIO	Q0		none			none	B7	
Q0_LN1_TXM_O	DIO	Q0		none			none	C6	
Q0_LN1_TXP_O	DIO	Q0		none			none	D6	
Q0_LN2_RXM_I	DIO	Q0		none			none	A9	
Q0_LN2_RXP_I	DIO	Q0		none			none	B9	
Q0_LN2_TXM_O	DIO	Q0		none			none	C8	
Q0_LN2_TXP_O	DIO	Q0		none			none	D8	
Q0_LN3_RXM_I	DIO	Q0		none			none	A11	
Q0_LN3_RXP_I	DIO	Q0		none			none	B11	
Q0_LN3_TXM_O	DIO	Q0		none			none	C12	
Q0_LN3_TXP_O	DIO	Q0		none			none	D12	
Q0_REFCLKM_0	DIO	Q0		none			none	A5	
Q0_REFCLKM_1	DIO	Q0		none			none	C10	
Q0_REFCLKP_0	DIO	Q0		none			none	B5	
Q0_REFCLKP_1	DIO	Q0		none			none	D10	
VDD12M	Power	N/A						G6	
VDDAM_VDDDM	Power	N/A						D2	
VDDAM_VDDDM	Power	N/A						H2	
VDDAM_VDDDM	Power	N/A						G4	
VCCX_VDDXM	Power	N/A						M12	
VCCX_VDDXM	Power	N/A						J6	
VCCX_VDDXM	Power	N/A						B1	
VCCX_VDDXM	Power	N/A						F7	
VCCX_VDDXM	Power	N/A						K9	
VCCX_VDDXM	Power	N/A						G10	
VDDAQ0	Power	N/A						D5	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225 ^[1]	Termination During Configuration
VDDAQ0	Power	N/A						D11	
VDDAQ0	Power	N/A						B8	
VDDHAQ0	Power	N/A						D7	
VDDHAQ0	Power	N/A						D9	
VDDTQ0	Power	N/A						A10	
VDDTQ0	Power	N/A						A6	
VDDTQ0	Power	N/A						B4	
VCC	Power	N/A						F9	
VCC	Power	N/A						H9	
VCC	Power	N/A						G8	
VCC	Power	N/A						J8	
VCC	Power	N/A						H7	
VCC	Power	N/A						K7	
VCC	Power	N/A						J10	
VCCIO1_2	Power	N/A						B12	
VCCIO10_11	Power	N/A						M2	
VCCIO10_11	Power	N/A						L4	
VCCIO3_4_12	Power	N/A						D14	
VCCIO3_4_12	Power	N/A						H14	
VCCIO5	Power	N/A						M14	
VCCIO5	Power	N/A						J12	
VCCIO8	Power	N/A						P12	
VCCIO8	Power	N/A						P8	
VCCIO9	Power	N/A						M7	
VCCIO9	Power	N/A						P4	
VCCADC	Power	N/A						E12	
VEFUSE	Power	N/A						L11	
VSS	Ground	N/A						A1	
VSS	Ground	N/A						A15	
VSS	Ground	N/A						B10	
VSS	Ground	N/A						B6	
VSS	Ground	N/A						C13	
VSS	Ground	N/A						C3	
VSS	Ground	N/A						E11	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225 ^[1]	Termination During Configuration
VSS	Ground	N/A						F14	
VSS	Ground	N/A						F2	
VSS	Ground	N/A						F6	
VSS	Ground	N/A						G7	
VSS	Ground	N/A						G9	
VSS	Ground	N/A						H8	
VSS	Ground	N/A						J7	
VSS	Ground	N/A						J9	
VSS	Ground	N/A						K14	
VSS	Ground	N/A						K2	
VSS	Ground	N/A						K6	
VSS	Ground	N/A						N13	
VSS	Ground	N/A						N3	
VSS	Ground	N/A						P10	
VSS	Ground	N/A						P6	
VSS	Ground	N/A						R1	
VSS	Ground	N/A						R15	
VSS	Ground	N/A						A2	
VSS	Ground	N/A						B2	
VSS	Ground	N/A						A4	
VSS	Ground	N/A						D3	
VSS	Ground	N/A						E4	
VSS	Ground	N/A						A8	
VSS	Ground	N/A						C9	
VSS	Ground	N/A						C11	
VSS	Ground	N/A						A12	
VSS	Ground	N/A						C7	
VSS	Ground	N/A						C5	

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225H ^[1]	Termination During Configuration
IOB12A	I/O	9		DQS12		True_of_IOB12B	True	R3	PUDC_B-controlled
IOB12B	I/O	9		DQS12		Comp_of_IOB12A	True	P3	PUDC_B-controlled
IOB14A	I/O	9		DQ12		True_of_IOB14B	True	N4	PUDC_B-controlled
IOB14B	I/O	9		DQ12		Comp_of_IOB14A	True	M4	PUDC_B-controlled
IOB16A	I/O	9	bus4	DQ12		True_of_IOB16B	True	P5	PUDC_B-controlled
IOB16B	I/O	9	bus4	DQ12		Comp_of_IOB16A	True	N5	PUDC_B-controlled
IOB18A/GCLKT_12	I/O	9	bus4	DQ11	GCLKT_12	True_of_IOB18B	True	M5	PUDC_B-controlled
IOB18B/GCLKC_12	I/O	9	bus4	DQ11	GCLKC_12	Comp_of_IOB18A	True	L5	PUDC_B-controlled
IOB1A	I/O	9	bus4	DQ12		True_of_IOB1B	True	L1	PUDC_B-controlled
IOB1B	I/O	9	bus4	DQ12		Comp_of_IOB1A	True	L2	PUDC_B-controlled
IOB20A	I/O	9	bus4	DQ11		True_of_IOB20B	True	R4	PUDC_B-controlled
IOB20B	I/O	9	bus4	DQ11		Comp_of_IOB20A	True	R5	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	R6	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	R7	PUDC_B-controlled
IOB24A	I/O	9	bus4	DQ11		True_of_IOB24B	True	N6	PUDC_B-controlled
IOB24B	I/O	9	bus4	DQ11		Comp_of_IOB24A	True	M6	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	R8	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	R9	PUDC_B-controlled
IOB29A	I/O	9	bus4	DQ11		True_of_IOB29B	True	P7	PUDC_B-controlled
IOB29B	I/O	9	bus4	DQ11		Comp_of_IOB29A	True	N7	PUDC_B-controlled
IOB31A/GCLKT_14	I/O	9	bus4	DQ11	GCLKT_14	True_of_IOB31B	True	N8	PUDC_B-controlled
IOB31B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB31A	True	M8	PUDC_B-controlled
IOB33A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB33B	True	P9	PUDC_B-controlled
IOB33B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB33A	True	N9	PUDC_B-controlled
IOB35A	I/O	9	bus4	DQ10		True_of_IOB35B	True	L6	PUDC_B-controlled
IOB35B	I/O	9	bus4	DQ11		Comp_of_IOB35A	True	L7	PUDC_B-controlled
IOB38A/GCLKT_13	I/O	9	bus4	DQ10	GCLKT_13	True_of_IOB38B	True	M9	PUDC_B-controlled
IOB38B/GCLKC_13	I/O	9	bus4	DQ10	GCLKC_13	Comp_of_IOB38A	True	L8	PUDC_B-controlled
IOB3A/BPLL0_T_IN1/BPLL0_T_FB0	I/O	9	bus4	DQ12	BPLL0_T_IN1/BPLL0_T_FB0	True_of_IOB3B	True	M3	PUDC_B-controlled
IOB3B/BPLL0_C_IN1/BPLL0_C_FB0	I/O	9	bus4	DQ12	BPLL0_C_IN1/BPLL0_C_FB0	Comp_of_IOB3A	True	L3	PUDC_B-controlled
IOB5A/BPLL0_T_IN2/BPLL0_T_FB1	I/O	9	bus4	DQ12	BPLL0_T_IN2/BPLL0_T_FB1	True_of_IOB5B	True	M1	PUDC_B-controlled
IOB5B/BPLL0_C_IN2/BPLL0_C_FB1	I/O	9	bus4	DQ12	BPLL0_C_IN2/BPLL0_C_FB1	Comp_of_IOB5A	True	N2	PUDC_B-controlled
IOB75A	I/O	8	bus4	DQ8		True_of_IOB75B	True	L9	PUDC_B-controlled
IOB75B	I/O	8	bus4	DQ8		Comp_of_IOB75A	True	K8	PUDC_B-controlled

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225H ^[1]	Termination During Configuration
IOB77A/BPLL1_T_IN2/BPLL1_T_FB0	I/O	8	bus4	DQ8	BPLL1_T_IN2/BPLL1_T_FB0	True_of_IOB77B	True	R10	PUDC_B-controlled
IOB77B/BPLL1_C_IN2/BPLL1_C_FB0	I/O	8	bus4	DQ8	BPLL1_C_IN2/BPLL1_C_FB0	Comp_of_IOB77A	True	R11	PUDC_B-controlled
IOB79A	I/O	8	bus4	DQ8		True_of_IOB79B	True	P11	PUDC_B-controlled
IOB79B	I/O	8	bus4	DQ8		Comp_of_IOB79A	True	N11	PUDC_B-controlled
IOB7A	I/O	9	bus4	DQ12		True_of_IOB7B	True	N1	PUDC_B-controlled
IOB7B	I/O	9	bus4	DQ12		Comp_of_IOB7A	True	P1	PUDC_B-controlled
IOB81A/GCLKT_11	I/O	8		DQ8	GCLKT_11	True_of_IOB81B	True	N10	PUDC_B-controlled
IOB81B/GCLKC_11	I/O	8		DQ8	GCLKC_11	Comp_of_IOB81A	True	M10	PUDC_B-controlled
IOB85A	I/O	8		DQS8		True_of_IOB85B	True	R13	PUDC_B-controlled
IOB85B	I/O	8		DQS8		Comp_of_IOB85A	True	R12	PUDC_B-controlled
IOB87A/GCLKT_10	I/O	8	bus4	DQ8	GCLKT_10	True_of_IOB87B	True	N12	PUDC_B-controlled
IOB87B/GCLKC_10	I/O	8	bus4	DQ8	GCLKC_10	Comp_of_IOB87A	True	M11	PUDC_B-controlled
IOB89A	I/O	8	bus4	DQ8		True_of_IOB89B	True	L10	PUDC_B-controlled
IOB89B	I/O	8	bus4	DQ8		Comp_of_IOB89A	True	K10	PUDC_B-controlled
IOB91A	I/O	8	bus4	DQ8		True_of_IOB91B	True	R14	PUDC_B-controlled
IOB91B	I/O	8	bus4	DQ8		Comp_of_IOB91A	True	P13	PUDC_B-controlled
IOB9A	I/O	9	bus4	DQ12		True_of_IOB9B	True	R2	PUDC_B-controlled
IOB9B	I/O	9	bus4	DQ12		Comp_of_IOB9A	True	P2	PUDC_B-controlled
IOL41A	I/O	11	bus2	none		True_of_IOL41B	True	F5	PUDC_B-controlled
IOL41B	I/O	11	bus2	none		Comp_of_IOL41A	True	G5	PUDC_B-controlled
IOL45A/GCLKT_18	I/O	11	bus2	none	GCLKT_18	True_of_IOL45B	True	K4	PUDC_B-controlled
IOL45B/GCLKC_18	I/O	11	bus2	none	GCLKC_18	Comp_of_IOL45A	True	K3	PUDC_B-controlled
IOL48A/GCLKT_17	I/O	10	bus2	none	GCLKT_17	True_of_IOL48B	True	H5	PUDC_B-controlled
IOL48B/GCLKC_17	I/O	10	bus2	none	GCLKC_17	Comp_of_IOL48A	True	H6	PUDC_B-controlled
IOL50A/GCLKT_16	I/O	10	bus2	none	GCLKT_16	True_of_IOL50B	True	K5	PUDC_B-controlled
IOL50B/GCLKC_16	I/O	10	bus2	none	GCLKC_16	Comp_of_IOL50A	True	J5	PUDC_B-controlled
IOL66A/PUDC_B/LPLL1_T_IN1/LPLL1_T_FB0	I/O	10	bus2	none	PUDC_B/LPLL1_T_IN1/LPLL1_T_FB0	True_of_IOL66B	True	K1	pull down
IOR15A/D11	I/O	3	bus3	none	D11	True_of_IOR15B	True	F11	PUDC_B-controlled
IOR15B/D12	I/O	3	bus3	none	D12	Comp_of_IOR15A	True	G11	PUDC_B-controlled
IOR17A/MODE1/GCLKT_4	I/O	3	bus3	none	MODE1/GCLKT_4	True_of_IOR17B	True	F15	pull up
IOR17B/D10/GCLKC_4	I/O	3	bus3	none	D10/GCLKC_4	Comp_of_IOR17A	True	G15	PUDC_B-controlled
IOR1A/TCK	I/O	12		none	TCK	True_of_IOR1B	none	C15	pull up
IOR1B/TDI	I/O	12		none	TDI	Comp_of_IOR1A	none	B15	pull up

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225H ^[1]	Termination During Configuration
IOR20A/D01/MI2	I/O	4	bus4	DQ4	D01/MI2	True_of_IOR20B	True	G13	PUDC_B-controlled
IOR20B/D02/MI3	I/O	4	bus4	DQ4	D02/MI3	Comp_of_IOR20A	True	G14	PUDC_B-controlled
IOR34A/D13	I/O	4		DQ4	D13	True_of_IOR34B	True	H15	PUDC_B-controlled
IOR34B/EMCCLK	I/O	4		DQ4	EMCCLK	Comp_of_IOR34A	True	J15	PUDC_B-controlled
IOR36A/GCLKT_5/RPLL0_T_IN1/RPLL0_T_FB0	I/O	4	bus4	DQ4	GCLKT_5/RPLL0_T_IN1/RPLL0_T_FB0	True_of_IOR36B	True	G12	PUDC_B-controlled
IOR36B/GCLKC_5/RPLL0_C_IN1/RPLL0_C_FB0	I/O	4	bus4	DQ4	GCLKC_5/RPLL0_C_IN1/RPLL0_C_FB0	Comp_of_IOR36A	True	H12	PUDC_B-controlled
IOR3A/TMS	I/O	12		none	TMS	True_of_IOR3B	none	E15	pull up
IOR3B/TDO	I/O	12		none	TDO	Comp_of_IOR3A	none	D15	pull up
IOR41A/D14/GCLKT_7	I/O	5	bus4	none	D14/GCLKT_7	True_of_IOR41B	True	H11	PUDC_B-controlled
IOR41B/D15/GCLKC_7	I/O	5	bus4	none	D15/GCLKC_7	Comp_of_IOR41A	True	H10	PUDC_B-controlled
IOR47A/DONE	I/O	5	bus4	none	DONE	True_of_IOR47B	none	H13	pull down
IOR56A/RECONFIG_N	I/O	5	bus4	none	RECONFIG_N	True_of_IOR56B	none	K15	pull up
IOR57A/GCLKT_6	I/O	5	bus4	DQ5	GCLKT_6	True_of_IOR57B	True	J13	PUDC_B-controlled
IOR57B/GCLKC_6	I/O	5	bus4	DQ5	GCLKC_6	Comp_of_IOR57A	True	J14	PUDC_B-controlled
IOR59A	I/O	5	bus4	DQ5		True_of_IOR59B	True	J11	PUDC_B-controlled
IOR59B	I/O	5	bus4	DQ5		Comp_of_IOR59A	True	K11	PUDC_B-controlled
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	E13	PUDC_B-controlled
IOR5B/MODE0	I/O	3		none	MODE0	Comp_of_IOR5A	True	E14	PUDC_B-controlled
IOR61A/D07/SDA/RPLL1_T_IN2/RPLL1_T_FB0	I/O	5	bus4	DQ5	D07/SDA/RPLL1_T_IN2/RPLL1_T_FB0	True_of_IOR61B	True	K12	PUDC_B-controlled
IOR61B/RDWR_B/SCL/RPLL1_C_IN2/RPLL1_C_FB0	I/O	5	bus4	DQ5	RDWR_B/SCL/RPLL1_C_IN2/RPLL1_C_FB0	Comp_of_IOR61A	True	K13	PUDC_B-controlled
IOR63A/D03/SI/SSIO	I/O	5		DQS5	D03/SI/SSIO	True_of_IOR63B	True	L13	PUDC_B-controlled
IOR63B/D04/SSPI_CS_N	I/O	5		DQS5	D04/SSPI_CS_N	Comp_of_IOR63A	True	L14	PUDC_B-controlled
IOR66A/D05/SO/SSPI1/RPLL1_T_IN1/RPLL1_T_FB1	I/O	5	bus4	DQ5	D05/SO/SSPI1/RPLL1_T_IN1/RPLL1_T_FB1	True_of_IOR66B	True	L15	PUDC_B-controlled
IOR66B/D06/SSPI_CLK/RPLL1_C_IN1/RPLL1_C_FB1	I/O	5	bus4	DQ5	D06/SSPI_CLK/RPLL1_C_IN1/RPLL1_C_FB1	Comp_of_IOR66A	True	M15	PUDC_B-controlled
IOR68A	I/O	5	bus4	DQ5		True_of_IOR68B	True	L12	PUDC_B-controlled
IOR68B	I/O	5	bus4	DQ5		Comp_of_IOR68A	True	M13	PUDC_B-controlled
IOR70A/D08/SSPI_WPN/SSI2	I/O	5		DQ5	D08/SSPI_WPN/SSI2	True_of_IOR70B	True	N14	PUDC_B-controlled
IOR70B/D09/CLKHOLD_N/SSI3	I/O	5		DQ5	D09/CLKHOLD_N/SSI3	Comp_of_IOR70A	True	N15	PUDC_B-controlled

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225H ^[1]	Termination During Configuration
IOR72A/READY/RPLL1_T_IN0	I/O	5		DQ5	READY/RPLL1_T_IN0	True_of_IOR72B	True	P14	pull down
IOR72B/CSO_B/MCS_N/RPLL1_C_IN0	I/O	5		DQ5	CSO_B/MCS_N/RPLL1_C_IN0	Comp_of_IOR72A	True	P15	PUDC_B-controlled
IOR9A/D00/DIN/MISO/MI1	I/O	3		none	D00/DIN/MISO/MI1	True_of_IOR9B	True	F12	PUDC_B-controlled
IOR9B/CSI_B/MOSI/MI0	I/O	3		none	CSI_B/MOSI/MI0	Comp_of_IOR9A	True	F13	PUDC_B-controlled
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	B13	PUDC_B-controlled
IOT142B/DOUT	I/O	2	bus0	DQ3	DOUT	Comp_of_IOT142A	True	A13	pull up
IOT144A	I/O	2	bus0	DQ3		True_of_IOT144B	True	B14	PUDC_B-controlled
IOT144B	I/O	2	bus0	DQ3		Comp_of_IOT144A	True	A14	PUDC_B-controlled
IOT146A/TPLL1_T_IN1/TPLL1_T_FB0	I/O	2	bus0	DQ3	TPLL1_T_IN1/TPLL1_T_FB0	True_of_IOT146B	True	D13	PUDC_B-controlled
IOT146B/TPLL1_C_IN1/TPLL1_C_FB0	I/O	2	bus0	DQ3	TPLL1_C_IN1/TPLL1_C_FB0	Comp_of_IOT146A	True	C14	PUDC_B-controlled
IOT74A	I/O	1	bus2	DQ0		True_of_IOT74B	True	E5	PUDC_B-controlled
IOT74B	I/O	1	bus2	DQ0		Comp_of_IOT74A	True	E6	PUDC_B-controlled
IOT76A/TPLL0_T_IN0	I/O	1	bus2	DQ0	TPLL0_T_IN0	True_of_IOT76B	True	E7	PUDC_B-controlled
IOT76B/TPLL0_C_IN0	I/O	1	bus2	DQ0	TPLL0_C_IN0	Comp_of_IOT76A	True	E8	PUDC_B-controlled
IOT78A	I/O	1	bus2	DQ0		True_of_IOT78B	True	F8	PUDC_B-controlled
IOT78B	I/O	1	bus2	DQ0		Comp_of_IOT78A	True	E9	PUDC_B-controlled
IOT89A/GCLKT_1/Q0REF_T_IN0	I/O	1	bus2	DQ0	GCLKT_1/Q0REF_T_IN0	True_of_IOT89B	True	F10	PUDC_B-controlled
IOT89B/GCLKC_1/Q0REF_C_IN0	I/O	1	bus2	DQ0	GCLKC_1/Q0REF_C_IN0	Comp_of_IOT89A	True	E10	PUDC_B-controlled
M0_CKN	DIO	MIPI		none			none	F3	
M0_CKP	DIO	MIPI		none			none	G3	
M0_D0N	DIO	MIPI		none			none	J3	
M0_D0P	DIO	MIPI		none			none	J4	
M0_D1N	DIO	MIPI		none			none	H3	
M0_D1P	DIO	MIPI		none			none	H4	
M0_D2N	DIO	MIPI		none			none	E3	
M0_D2P	DIO	MIPI		none			none	F4	
M0_D3N	DIO	MIPI		none			none	C2	
M0_D3P	DIO	MIPI		none			none	C1	
M1_D0A	DIO	MIPI		none			none	D1	
M1_D0B	DIO	MIPI		none			none	E2	
M1_D0C	DIO	MIPI		none			none	E1	
M1_D1A	DIO	MIPI		none			none	F1	
M1_D1B	DIO	MIPI		none			none	G1	
M1_D1C	DIO	MIPI		none			none	G2	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225H ^[1]	Termination During Configuration
M1_D2A	DIO	MIPI		none			none	H1	
M1_D2B	DIO	MIPI		none			none	J1	
M1_D2C	DIO	MIPI		none			none	J2	
Q0_LN0_RXM_I	DIO	Q0		none			none	A3	
Q0_LN0_RXP_I	DIO	Q0		none			none	B3	
Q0_LN0_TXM_O	DIO	Q0		none			none	C4	
Q0_LN0_TXP_O	DIO	Q0		none			none	D4	
Q0_LN1_RXM_I	DIO	Q0		none			none	A7	
Q0_LN1_RXP_I	DIO	Q0		none			none	B7	
Q0_LN1_TXM_O	DIO	Q0		none			none	C6	
Q0_LN1_TXP_O	DIO	Q0		none			none	D6	
Q0_LN2_RXM_I	DIO	Q0		none			none	A9	
Q0_LN2_RXP_I	DIO	Q0		none			none	B9	
Q0_LN2_TXM_O	DIO	Q0		none			none	C8	
Q0_LN2_TXP_O	DIO	Q0		none			none	D8	
Q0_LN3_RXM_I	DIO	Q0		none			none	A11	
Q0_LN3_RXP_I	DIO	Q0		none			none	B11	
Q0_LN3_TXM_O	DIO	Q0		none			none	C12	
Q0_LN3_TXP_O	DIO	Q0		none			none	D12	
Q0_REFCLKM_0	DIO	Q0		none			none	A5	
Q0_REFCLKM_1	DIO	Q0		none			none	C10	
Q0_REFCLKP_0	DIO	Q0		none			none	B5	
Q0_REFCLKP_1	DIO	Q0		none			none	D10	
VDD12M	Power	N/A						G6	
VDDAM_VDDDM	Power	N/A						D2	
VDDAM_VDDDM	Power	N/A						H2	
VDDAM_VDDDM	Power	N/A						G4	
VCCX_VDDXM	Power	N/A						M12	
VCCX_VDDXM	Power	N/A						J6	
VCCX_VDDXM	Power	N/A						B1	
VCCX_VDDXM	Power	N/A						F7	
VCCX_VDDXM	Power	N/A						K9	
VCCX_VDDXM	Power	N/A						G10	
VDDAQ0	Power	N/A						D5	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225H ^[1]	Termination During Configuration
VDDAQ0	Power	N/A						D11	
VDDAQ0	Power	N/A						B8	
VDDHAQ0	Power	N/A						D7	
VDDHAQ0	Power	N/A						D9	
VDDTQ0	Power	N/A						A10	
VDDTQ0	Power	N/A						A6	
VDDTQ0	Power	N/A						B4	
VCC	Power	N/A						F9	
VCC	Power	N/A						H9	
VCC	Power	N/A						G8	
VCC	Power	N/A						J8	
VCC	Power	N/A						H7	
VCC	Power	N/A						K7	
VCC	Power	N/A						J10	
VCCIO1_2	Power	N/A						B12	
VCCIO10_11	Power	N/A						M2	
VCCIO10_11	Power	N/A						L4	
VCCIO3_4_12	Power	N/A						D14	
VCCIO3_4_12	Power	N/A						H14	
VCCIO5	Power	N/A						M14	
VCCIO5	Power	N/A						J12	
VCCIO8	Power	N/A						P12	
VCCIO8	Power	N/A						P8	
VCCIO9	Power	N/A						M7	
VCCIO9	Power	N/A						P4	
VCCADC	Power	N/A						E12	
VEFUSE	Power	N/A						L11	
VSS	Ground	N/A						A1	
VSS	Ground	N/A						A15	
VSS	Ground	N/A						B10	
VSS	Ground	N/A						B6	
VSS	Ground	N/A						C13	
VSS	Ground	N/A						C3	
VSS	Ground	N/A						E11	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225H ^[1]	Termination During Configuration
VSS	Ground	N/A						F14	
VSS	Ground	N/A						F2	
VSS	Ground	N/A						F6	
VSS	Ground	N/A						G7	
VSS	Ground	N/A						G9	
VSS	Ground	N/A						H8	
VSS	Ground	N/A						J7	
VSS	Ground	N/A						J9	
VSS	Ground	N/A						K14	
VSS	Ground	N/A						K2	
VSS	Ground	N/A						K6	
VSS	Ground	N/A						N13	
VSS	Ground	N/A						N3	
VSS	Ground	N/A						P10	
VSS	Ground	N/A						P6	
VSS	Ground	N/A						R1	
VSS	Ground	N/A						R15	
VSS	Ground	N/A						A2	
VSS	Ground	N/A						B2	
VSS	Ground	N/A						A4	
VSS	Ground	N/A						D3	
VSS	Ground	N/A						E4	
VSS	Ground	N/A						A8	
VSS	Ground	N/A						C9	
VSS	Ground	N/A						C11	
VSS	Ground	N/A						A12	
VSS	Ground	N/A						C7	
VSS	Ground	N/A						C5	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A ^[1]	Termination During Configuration
IOB102A/D11	I/O	7	bus4	DQ7	D11	True_of_IOB102B	True	M14	PUDC_B-controlled
IOB102B/D12	I/O	7	bus4	DQ7	D12	Comp_of_IOB102A	True	N14	PUDC_B-controlled
IOB104A/D09	I/O	7	bus4	DQ7	D09	True_of_IOB104B	True	M16	PUDC_B-controlled
IOB104B/D10	I/O	7	bus4	DQ7	D10	Comp_of_IOB104A	True	M17	PUDC_B-controlled
IOB108B	I/O	7	bus4	DQ7		Comp_of_IOB108A	True	L14	PUDC_B-controlled
IOB111A/MCS_N	I/O	7	bus4	DQ6	MCS_N	True_of_IOB111B	True	L15	PUDC_B-controlled
IOB111B/D08	I/O	7	bus4	DQ6	D08	Comp_of_IOB111A	True	M15	PUDC_B-controlled
IOB113A/D06	I/O	7	bus4	DQ6	D06	True_of_IOB113B	True	J14	PUDC_B-controlled
IOB113B/D07	I/O	7	bus4	DQ6	D07	Comp_of_IOB113A	True	K15	PUDC_B-controlled
IOB115A/D04	I/O	7	bus4	DQ6	D04	True_of_IOB115B	True	K17	PUDC_B-controlled
IOB115B/D05	I/O	7	bus4	DQ6	D05	Comp_of_IOB115A	True	L18	PUDC_B-controlled
IOB117A/PUDC_B	I/O	7	bus4	DQS6	PUDC_B	True_of_IOB117B	True	J18	Pull down
IOB117B/EMCCLK	I/O	7	bus4	DQS6	EMCCLK	Comp_of_IOB117A	True	K18	PUDC_B-controlled
IOB120A/D02/MI2	I/O	7	bus4	DQ6	D02/MI2	True_of_IOB120B	True	J15	PUDC_B-controlled
IOB120B/D03/MI3	I/O	7	bus4	DQ6	D03/MI3	Comp_of_IOB120A	True	J16	PUDC_B-controlled
IOB128A/D00/MOSI/MI0	I/O	6	bus4	DQ6	D00/MOSI/MI0	True_of_IOB128B	True	K16	PUDC_B-controlled
IOB128B/D01/DIN/MISO/MI1	I/O	6	bus4	DQ6	D01/DIN/MISO/MI1	Comp_of_IOB128A	True	L17	PUDC_B-controlled
IOB12A	I/O	9		DQS12		True_of_IOB12B	True	R5	PUDC_B-controlled
IOB12B	I/O	9		DQS12		Comp_of_IOB12A	True	T5	PUDC_B-controlled
IOB134B	I/O	6	bus4	none		Comp_of_IOB134A	True	U10	PUDC_B-controlled
IOB136A	I/O	6	bus4	none		True_of_IOB136B	True	U9	PUDC_B-controlled
IOB136B	I/O	6	bus4	none		Comp_of_IOB136A	True	V9	PUDC_B-controlled
IOB138A	I/O	6	bus4	none		True_of_IOB138B	True	U11	PUDC_B-controlled
IOB138B	I/O	6	bus4	none		Comp_of_IOB138A	True	V11	PUDC_B-controlled
IOB140A	I/O	6	bus4	none		True_of_IOB140B	True	T12	PUDC_B-controlled
IOB140B	I/O	6	bus4	none		Comp_of_IOB140A	True	U12	PUDC_B-controlled
IOB142A	I/O	6	bus4	none		True_of_IOB142B	True	V12	PUDC_B-controlled
IOB142B	I/O	6	bus4	none		Comp_of_IOB142A	True	V13	PUDC_B-controlled
IOB144A	I/O	6		none		True_of_IOB144B	True	U14	PUDC_B-controlled
IOB144B	I/O	6		none		Comp_of_IOB144A	True	V14	PUDC_B-controlled
IOB146A	I/O	6		none		True_of_IOB146B	True	R13	PUDC_B-controlled
IOB146B	I/O	6		none		Comp_of_IOB146A	True	T13	PUDC_B-controlled
IOB14A	I/O	9		DQ12		True_of_IOB14B	True	U6	PUDC_B-controlled
IOB14B	I/O	9		DQ12		Comp_of_IOB14A	True	U5	PUDC_B-controlled

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A ^[1]	Termination During Configuration
IOB16A	I/O	9	bus4	DQ12		True_of_IOB16B	True	P6	PUDC_B-controlled
IOB16B	I/O	9	bus4	DQ12		Comp_of_IOB16A	True	P5	PUDC_B-controlled
IOB18A	I/O	9	bus4	DQ11		True_of_IOB18B	True	U4	PUDC_B-controlled
IOB18B	I/O	9	bus4	DQ11		Comp_of_IOB18A	True	V4	PUDC_B-controlled
IOB1A	I/O	9	bus4	DQ12		True_of_IOB1B	True	V8	PUDC_B-controlled
IOB1B	I/O	9	bus4	DQ12		Comp_of_IOB1A	True	V7	PUDC_B-controlled
IOB20A	I/O	9	bus4	DQ11		True_of_IOB20B	True	T4	PUDC_B-controlled
IOB20B	I/O	9	bus4	DQ11		Comp_of_IOB20A	True	T3	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	V3	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	V2	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	U2	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	U1	PUDC_B-controlled
IOB31A/GCLKT_14	I/O	9	bus4	DQ11	GCLKT_14	True_of_IOB31B	True	R3	PUDC_B-controlled
IOB31B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB31A	True	T2	PUDC_B-controlled
IOB33A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB33B	True	R2	PUDC_B-controlled
IOB33B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB33A	True	R1	PUDC_B-controlled
IOB38A/GCLKT_13	I/O	9	bus4	DQ10	GCLKT_13	True_of_IOB38B	True	P4	PUDC_B-controlled
IOB38B/GCLKC_13	I/O	9	bus4	DQ10	GCLKC_13	Comp_of_IOB38A	True	P3	PUDC_B-controlled
IOB3A/BPLL0_T_IN3/BPLL0_T_FB4	I/O	9	bus4	DQ12	BPLL0_T_IN3/BPLL0_T_FB4	True_of_IOB3B	True	U7	PUDC_B-controlled
IOB3B/BPLL0_C_IN3/BPLL0_C_FB4	I/O	9	bus4	DQ12	BPLL0_C_IN3/BPLL0_C_FB4	Comp_of_IOB3A	True	V6	PUDC_B-controlled
IOB40A/GCLKT_12	I/O	9	bus4	DQ10	GCLKT_12	True_of_IOB40B	True	N3	PUDC_B-controlled
IOB40B/GCLKC_12	I/O	9	bus4	DQ10	GCLKC_12	Comp_of_IOB40A	True	N2	PUDC_B-controlled
IOB42A	I/O	9	bus4	DQ10		True_of_IOB42B	True	M4	PUDC_B-controlled
IOB42B	I/O	9	bus4	DQ10		Comp_of_IOB42A	True	N4	PUDC_B-controlled
IOB44A	I/O	9	bus4	DQS10		True_of_IOB44B	True	N1	PUDC_B-controlled
IOB44B	I/O	9	bus4	DQS10		Comp_of_IOB44A	True	P1	PUDC_B-controlled
IOB50A	I/O	9	bus4	DQ10/DQ S_910		True_of_IOB50B	True	M6	PUDC_B-controlled
IOB50B	I/O	9	bus4	DQ10/DQ S_910		Comp_of_IOB50A	True	N6	PUDC_B-controlled
IOB52A	I/O	9	bus4	DQ10		True_of_IOB52B	True	M2	PUDC_B-controlled
IOB52B	I/O	9	bus4	DQ10		Comp_of_IOB52A	True	M1	PUDC_B-controlled
IOB58A	I/O	9	bus4	DQ9		True_of_IOB58B	True	L5	PUDC_B-controlled
IOB58B	I/O	9	bus4	DQ9		Comp_of_IOB58A	True	M5	PUDC_B-controlled

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A ^[1]	Termination During Configuration
IOB5A/BPLL0_T_IN4/BPLL0_T_FB3	I/O	9	bus4	DQ12	BPLL0_T_IN4/BPLL0_T_FB3	True_of_IOB5B	True	R7	PUDC_B-controlled
IOB5B/BPLL0_C_IN4/BPLL0_C_FB3	I/O	9	bus4	DQ12	BPLL0_C_IN4/BPLL0_C_FB3	Comp_of_IOB5A	True	T7	PUDC_B-controlled
IOB60A	I/O	9	bus4	DQ9		True_of_IOB60B	True	L4	PUDC_B-controlled
IOB60B	I/O	9	bus4	DQ9		Comp_of_IOB60A	True	L3	PUDC_B-controlled
IOB62A	I/O	9	bus4	DQS9		True_of_IOB62B	True	K2	PUDC_B-controlled
IOB62B	I/O	9	bus4	DQS9		Comp_of_IOB62A	True	K1	PUDC_B-controlled
IOB65A	I/O	9	bus4	DQ9		True_of_IOB65B	True	K3	PUDC_B-controlled
IOB65B	I/O	9	bus4	DQ9		Comp_of_IOB65A	True	L2	PUDC_B-controlled
IOB67A/BPLL1_T_IN2	I/O	9	bus4	DQ9	BPLL1_T_IN2	True_of_IOB67B	True	J5	PUDC_B-controlled
IOB67B/BPLL1_C_IN2	I/O	9	bus4	DQ9	BPLL1_C_IN2	Comp_of_IOB67A	True	J4	PUDC_B-controlled
IOB69B	I/O	9	bus4	DQ9		Comp_of_IOB69A	True	J6	PUDC_B-controlled
IOB71A/BPLL1_T_IN3/BPLL1_T_FB4	I/O	9	bus4	DQ9	BPLL1_T_IN3/BPLL1_T_FB4	True_of_IOB71B	True	K6	PUDC_B-controlled
IOB71B/BPLL1_C_IN3/BPLL1_C_FB4	I/O	9	bus4	DQ9	BPLL1_C_IN3/BPLL1_C_FB4	Comp_of_IOB71A	True	K5	PUDC_B-controlled
IOB75A	I/O	8	bus4	DQ8		True_of_IOB75B	True	V16	PUDC_B-controlled
IOB75B	I/O	8	bus4	DQ8		Comp_of_IOB75A	True	V17	PUDC_B-controlled
IOB77A/BPLL1_T_IN4/BPLL1_T_FB3	I/O	8	bus4	DQ8	BPLL1_T_IN4/BPLL1_T_FB3	True_of_IOB77B	True	U15	PUDC_B-controlled
IOB77B/BPLL1_C_IN4/BPLL1_C_FB3	I/O	8	bus4	DQ8	BPLL1_C_IN4/BPLL1_C_FB3	Comp_of_IOB77A	True	U16	PUDC_B-controlled
IOB79A/CSI_B	I/O	8	bus4	DQ8	CSI_B	True_of_IOB79B	True	T17	PUDC_B-controlled
IOB79B	I/O	8	bus4	DQ8		Comp_of_IOB79A	True	U17	PUDC_B-controlled
IOB7A	I/O	9	bus4	DQ12		True_of_IOB7B	True	R6	PUDC_B-controlled
IOB81A/GCLKT_11	I/O	8		DQ8	GCLKT_11	True_of_IOB81B	True	R16	PUDC_B-controlled
IOB81B/GCLKC_11	I/O	8		DQ8	GCLKC_11	Comp_of_IOB81A	True	R17	PUDC_B-controlled
IOB85A/RDWR_B	I/O	8		DQS8	RDWR_B	True_of_IOB85B	True	R18	PUDC_B-controlled
IOB85B/CSO_B/DOOUT	I/O	8		DQS8	CSO_B/DOOUT	Comp_of_IOB85A	True	T18	Pull up
IOB87A/GCLKT_10	I/O	8	bus4	DQ8	GCLKT_10	True_of_IOB87B	True	T14	PUDC_B-controlled
IOB87B/GCLKC_10	I/O	8	bus4	DQ8	GCLKC_10	Comp_of_IOB87A	True	T15	PUDC_B-controlled
IOB93A/GCLKT_9	I/O	8	bus4	DQ7	GCLKT_9	True_of_IOB93B	True	P14	PUDC_B-controlled
IOB93B/GCLKC_9	I/O	8	bus4	DQ7	GCLKC_9	Comp_of_IOB93A	True	R15	PUDC_B-controlled
IOB95A/GCLKT_8	I/O	8	bus4	DQ7	GCLKT_8	True_of_IOB95B	True	P15	PUDC_B-controlled
IOB95B/GCLKC_8	I/O	8	bus4	DQ7	GCLKC_8	Comp_of_IOB95A	True	P16	PUDC_B-controlled
IOB97A/D14	I/O	8	bus4	DQ7	D14	True_of_IOB97B	True	N18	PUDC_B-controlled
IOB97B/D15	I/O	8	bus4	DQ7	D15	Comp_of_IOB97A	True	P18	PUDC_B-controlled
IOB99A	I/O	8	bus4	DQS7		True_of_IOB99B	True	N16	PUDC_B-controlled
IOB99B/D13	I/O	8	bus4	DQS7	D13	Comp_of_IOB99A	True	N17	PUDC_B-controlled

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A ^[1]	Termination During Configuration
IOR11A/TPLL1_T_IN3/TPLL1_T_FB4	I/O	3	bus3	none	TPLL1_T_IN3/TPLL1_T_FB4	True_of_IOR11B	True	E12	PUDC_B-controlled
IOR11B/MODE2/TPLL1_C_IN3/TPLL1_C_FB4	I/O	3	bus3	none	MODE2/TPLL1_C_IN3/TPLL1_C_FB4	Comp_of_IOR11A	True	F13	pull up
IOR1A/TCK	I/O	12		none	TCK		none	F8	Pull up
IOR1B/TDI	I/O	12		none	TDI		none	T9	Pull up
IOR3A/TMS	I/O	12		none	TMS		none	R8	Pull up
IOR3B/TDO	I/O	12		none	TDO		none	T8	Pull up
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	E8	PUDC_B-controlled
IOR5B/READY	I/O	3		none	READY	Comp_of_IOR5A	True	T10	Pull down
IOR7A/MODE1	I/O	3		none	MODE1	True_of_IOR7B	True	R11	Pull up
IOR7B/MODE0	I/O	3		none	MODE0	Comp_of_IOR7A	True	R12	Pull down
IOR9A/DONE	I/O	3		none	DONE	True_of_IOR9B	True	F12	Pull down
IOR9B/RECONFIG_N	I/O	3		none	RECONFIG_N	Comp_of_IOR9A	True	P10	Pull up
IOT102A	I/O	1	bus2	DQ1		True_of_IOT102B	True	B14	PUDC_B-controlled
IOT102B	I/O	1	bus2	DQ1		Comp_of_IOT102A	True	A15	PUDC_B-controlled
IOT104A/GCLKT_1	I/O	1	bus2	DQ1	GCLKT_1	True_of_IOT104B	True	E13	PUDC_B-controlled
IOT104B/GCLKC_1	I/O	1	bus2	DQ1	GCLKC_1	Comp_of_IOT104A	True	D14	PUDC_B-controlled
IOT106A/GCLKT_0	I/O	1	bus2	DQ1	GCLKT_0	True_of_IOT106B	True	D13	PUDC_B-controlled
IOT106B/GCLKC_0	I/O	1	bus2	DQ1	GCLKC_0	Comp_of_IOT106A	True	C13	PUDC_B-controlled
IOT113A/GCLKT_2/Q0REF_T_IN1	I/O	2	bus1	DQ2	GCLKT_2/Q0REF_T_IN1	True_of_IOT113B	True	E15	PUDC_B-controlled
IOT113B/GCLKC_2/Q0REF_C_IN1	I/O	2	bus1	DQ2	GCLKC_2/Q0REF_C_IN1	Comp_of_IOT113A	True	D15	PUDC_B-controlled
IOT115A/GCLKT_3	I/O	2	bus1	DQ2	GCLKT_3	True_of_IOT115B	True	E16	PUDC_B-controlled
IOT115B/GCLKC_3	I/O	2	bus1	DQ2	GCLKC_3	Comp_of_IOT115A	True	D16	PUDC_B-controlled
IOT117A	I/O	2	bus1	DQS2		True_of_IOT117B	True	B16	PUDC_B-controlled
IOT117B	I/O	2	bus1	DQS2		Comp_of_IOT117A	True	A17	PUDC_B-controlled
IOT120A	I/O	2	bus1	DQ2		True_of_IOT120B	True	C16	PUDC_B-controlled
IOT120B	I/O	2	bus1	DQ2		Comp_of_IOT120A	True	B17	PUDC_B-controlled
IOT122A	I/O	2	bus1	DQ2		True_of_IOT122B	True	E17	PUDC_B-controlled
IOT122B	I/O	2	bus1	DQ2		Comp_of_IOT122A	True	D18	PUDC_B-controlled
IOT124A	I/O	2	bus1	DQ2		True_of_IOT124B	True	C17	PUDC_B-controlled
IOT124B	I/O	2	bus1	DQ2		Comp_of_IOT124A	True	C18	PUDC_B-controlled
IOT129A	I/O	2	bus0	DQ3		True_of_IOT129B	True	G17	PUDC_B-controlled
IOT129B	I/O	2	bus0	DQ2		Comp_of_IOT129A	True	F18	PUDC_B-controlled
IOT131A	I/O	2	bus0	DQ3		True_of_IOT131B	True	H16	PUDC_B-controlled

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A ^[1]	Termination During Configuration
IOT131B	I/O	2	bus0	DQ3		Comp_of_IOT131A	True	G16	PUDC_B-controlled
IOT135A	I/O	2	bus0	DQS3		True_of_IOT135B	True	G15	PUDC_B-controlled
IOT135B	I/O	2	bus0	DQS3		Comp_of_IOT135A	True	F15	PUDC_B-controlled
IOT138A	I/O	2	bus0	DQ3		True_of_IOT138B	True	G14	PUDC_B-controlled
IOT138B	I/O	2	bus0	DQ3		Comp_of_IOT138A	True	F14	PUDC_B-controlled
IOT140A	I/O	2	bus0	DQ3		True_of_IOT140B	True	H14	PUDC_B-controlled
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	H17	PUDC_B-controlled
IOT142B	I/O	2	bus0	DQ3		Comp_of_IOT142A	True	H18	PUDC_B-controlled
IOT146A/TPLL1_T_IN4/TPLL1_T_FB3	I/O	2	bus0	DQ3	TPLL1_T_IN4/TPLL1_T_FB3	True_of_IOT146B	True	F17	PUDC_B-controlled
IOT146B/TPLL1_C_IN4/TPLL1_C_FB3	I/O	2	bus0	DQ3	TPLL1_C_IN4/TPLL1_C_FB3	Comp_of_IOT146A	True	E18	PUDC_B-controlled
IOT76A/TPLL0_T_IN2	I/O	1	bus2	DQ0	TPLL0_T_IN2	True_of_IOT76B	True	D8	PUDC_B-controlled
IOT76B/TPLL0_C_IN2	I/O	1	bus2	DQ0	TPLL0_C_IN2	Comp_of_IOT76A	True	C8	PUDC_B-controlled
IOT80A/TPLL0_T_IN3/TPLL0_T_FB4	I/O	1	bus2	DQ0	TPLL0_T_IN3/TPLL0_T_FB4	True_of_IOT80B	True	D9	PUDC_B-controlled
IOT80B/TPLL0_C_IN3/TPLL0_C_FB4	I/O	1	bus2	DQ0	TPLL0_C_IN3/TPLL0_C_FB4	Comp_of_IOT80A	True	C9	PUDC_B-controlled
IOT82A/TPLL0_T_IN4/TPLL0_T_FB3/PCIE_HOST_RSTN	I/O	1	bus2	DQ0	TPLL0_T_IN4/TPLL0_T_FB3/PCIE_HOST_RSTN	True_of_IOT82B	True	B10	PUDC_B-controlled
IOT82B/TPLL0_C_IN4/TPLL0_C_FB3/PCIE_HOST_RSTN	I/O	1	bus2	DQ0	TPLL0_C_IN4/TPLL0_C_FB3/PCIE_HOST_RSTN	Comp_of_IOT82A	True	A10	PUDC_B-controlled
IOT85A	I/O	1		DQS0		True_of_IOT85B	True	B9	PUDC_B-controlled
IOT85B	I/O	1		DQS0		Comp_of_IOT85A	True	A9	PUDC_B-controlled
IOT87A	I/O	1	bus2	DQ0		True_of_IOT87B	True	C11	PUDC_B-controlled
IOT87B	I/O	1	bus2	DQ0		Comp_of_IOT87A	True	B11	PUDC_B-controlled
IOT89A/Q0REF_T_IN0	I/O	1	bus2	DQ0	Q0REF_T_IN0	True_of_IOT89B	True	D11	PUDC_B-controlled
IOT89B/Q0REF_C_IN0	I/O	1	bus2	DQ0	Q0REF_C_IN0	Comp_of_IOT89A	True	C12	PUDC_B-controlled
IOT91A	I/O	1	bus2	DQ1		True_of_IOT91B	True	D10	PUDC_B-controlled
IOT95A	I/O	1	bus2	DQ1		True_of_IOT95B	True	B12	PUDC_B-controlled
IOT95B	I/O	1	bus2	DQ1		Comp_of_IOT95A	True	A12	PUDC_B-controlled
IOT97A	I/O	1	bus2	DQ1		True_of_IOT97B	True	A13	PUDC_B-controlled
IOT97B	I/O	1	bus2	DQ1		Comp_of_IOT97A	True	A14	PUDC_B-controlled
IOT99A	I/O	1	bus2	DQS1		True_of_IOT99B	True	C14	PUDC_B-controlled
IOT99B	I/O	1	bus2	DQS1		Comp_of_IOT99A	True	B15	PUDC_B-controlled
ADCTN	DIO	ADC		none			none	M9	
ADCTP	DIO	ADC		none			none	M10	
ADCVN	DIO	ADC		none			none	L9	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A ^[1]	Termination During Configuration
ADCVP	DIO	ADC		none			none	K10	
Q0_ATEST_O	DIO	Q0		none			none	A6	
Q0_LN0_RXM_I	DIO	Q0		none			none	A3	
Q0_LN0_RXP_I	DIO	Q0		none			none	A4	
Q0_LN0_TXM_O	DIO	Q0		none			none	F1	
Q0_LN0_TXP_O	DIO	Q0		none			none	F2	
Q0_LN1_RXM_I	DIO	Q0		none			none	E3	
Q0_LN1_RXP_I	DIO	Q0		none			none	E4	
Q0_LN1_TXM_O	DIO	Q0		none			none	H1	
Q0_LN1_TXP_O	DIO	Q0		none			none	H2	
Q0_LN2_RXM_I	DIO	Q0		none			none	C3	
Q0_LN2_RXP_I	DIO	Q0		none			none	C4	
Q0_LN2_TXM_O	DIO	Q0		none			none	D1	
Q0_LN2_TXP_O	DIO	Q0		none			none	D2	
Q0_LN3_RXM_I	DIO	Q0		none			none	G3	
Q0_LN3_RXP_I	DIO	Q0		none			none	G4	
Q0_LN3_TXM_O	DIO	Q0		none			none	B1	
Q0_LN3_TXP_O	DIO	Q0		none			none	B2	
Q0_REFCLKM_0	DIO	Q0		none			none	D5	
Q0_REFCLKM_1	DIO	Q0		none			none	B5	
Q0_REFCLKP_0	DIO	Q0		none			none	D6	
Q0_REFCLKP_1	DIO	Q0		none			none	B6	
VCC	Power	N/A						K7	
VCC	Power	N/A						F9	
VCC	Power	N/A						M7	
VCC	Power	N/A						J12	
VCC	Power	N/A						N10	
VCC	Power	N/A						M11	
VCC	Power	N/A						N8	
VCC	Power	N/A						K11	
VCC	Power	N/A						N12	
VCC	Power	N/A						H7	
VCC	Power	N/A						P11	
VCC	Power	N/A						L12	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A ^[1]	Termination During Configuration
VCC	Power	N/A						J8	
VCC	Power	N/A						P9	
VCC	Power	N/A						G8	
VCC	Power	N/A						L8	
VCC	Power	N/A						F7	
VCC	Power	N/A						H9	
VEFUSE_VCCADC	Power	N/A						J10	
VDD12M	Power	N/A						G2	
VDD12M	Power	N/A						E1	
VDD12M	Power	N/A						A2	
VDD12M	Power	N/A						C1	
VDD12M	Power	N/A						F3	
VCCIO1	Power	N/A						C10	
VCCIO1	Power	N/A						A16	
VCCIO1	Power	N/A						B13	
VCCX	Power	N/A						K13	
VCCX	Power	N/A						H13	
VCCX	Power	N/A						P13	
VCCX	Power	N/A						M13	
VCCIO12	Power	N/A						R10	
VCCIO2	Power	N/A						G18	
VCCIO2	Power	N/A						H15	
VCCIO2	Power	N/A						D17	
VCCIO2	Power	N/A						E14	
VCCIO3	Power	N/A						E10	
VCCIO6	Power	N/A						U8	
VCCIO6	Power	N/A						T11	
VCCIO7	Power	N/A						P17	
VCCIO7	Power	N/A						L16	
VCCIO8	Power	N/A						R14	
VCCIO8	Power	N/A						V15	
VCCIO8	Power	N/A						U18	
VCCIO9	Power	N/A						V5	
VCCIO9	Power	N/A						M3	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A ^[1]	Termination During Configuration
VCCIO9	Power	N/A						P7	
VCCIO9	Power	N/A						T1	
VCCIO9	Power	N/A						R4	
VCCIO9	Power	N/A						L6	
VDDAQ0	Power	N/A						F5	
VDDAQ0	Power	N/A						E5	
VDDHAQ0	Power	N/A						G12	
VDDTQ0	Power	N/A						B4	
VDDTQ0	Power	N/A						C5	
VREFN	Power	N/A						K9	
VREFP	Power	N/A						L10	
VSS	Ground	N/A						A1	
VSS	Ground	N/A						A11	
VSS	Ground	N/A						A18	
VSS	Ground	N/A						A5	
VSS	Ground	N/A						A7	
VSS	Ground	N/A						A8	
VSS	Ground	N/A						B18	
VSS	Ground	N/A						B3	
VSS	Ground	N/A						B7	
VSS	Ground	N/A						B8	
VSS	Ground	N/A						C15	
VSS	Ground	N/A						C2	
VSS	Ground	N/A						C6	
VSS	Ground	N/A						C7	
VSS	Ground	N/A						D12	
VSS	Ground	N/A						D3	
VSS	Ground	N/A						D4	
VSS	Ground	N/A						D7	
VSS	Ground	N/A						E2	
VSS	Ground	N/A						E6	
VSS	Ground	N/A						E7	
VSS	Ground	N/A						E9	
VSS	Ground	N/A						F10	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A ^[1]	Termination During Configuration
VSS	Ground	N/A						F16	
VSS	Ground	N/A						F4	
VSS	Ground	N/A						F6	
VSS	Ground	N/A						G1	
VSS	Ground	N/A						G11	
VSS	Ground	N/A						G13	
VSS	Ground	N/A						G5	
VSS	Ground	N/A						G6	
VSS	Ground	N/A						G7	
VSS	Ground	N/A						G9	
VSS	Ground	N/A						H10	
VSS	Ground	N/A						H12	
VSS	Ground	N/A						H3	
VSS	Ground	N/A						H4	
VSS	Ground	N/A						H5	
VSS	Ground	N/A						H6	
VSS	Ground	N/A						H8	
VSS	Ground	N/A						J1	
VSS	Ground	N/A						J11	
VSS	Ground	N/A						J13	
VSS	Ground	N/A						J17	
VSS	Ground	N/A						J2	
VSS	Ground	N/A						J3	
VSS	Ground	N/A						J7	
VSS	Ground	N/A						J9	
VSS	Ground	N/A						K12	
VSS	Ground	N/A						K14	
VSS	Ground	N/A						K4	
VSS	Ground	N/A						K8	
VSS	Ground	N/A						L1	
VSS	Ground	N/A						L11	
VSS	Ground	N/A						L13	
VSS	Ground	N/A						L7	
VSS	Ground	N/A						M12	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A ^[1]	Termination During Configuration
VSS	Ground	N/A						M18	
VSS	Ground	N/A						M8	
VSS	Ground	N/A						N11	
VSS	Ground	N/A						N13	
VSS	Ground	N/A						N15	
VSS	Ground	N/A						N5	
VSS	Ground	N/A						N7	
VSS	Ground	N/A						N9	
VSS	Ground	N/A						P12	
VSS	Ground	N/A						P2	
VSS	Ground	N/A						P8	
VSS	Ground	N/A						R9	
VSS	Ground	N/A						T16	
VSS	Ground	N/A						T6	
VSS	Ground	N/A						U13	
VSS	Ground	N/A						U3	
VSS	Ground	N/A						V1	
VSS	Ground	N/A						V10	
VSS	Ground	N/A						V18	
NC	N/A	N/A						E11	
NC	N/A	N/A						F11	
NC	N/A	N/A						G10	
NC	N/A	N/A						H11	

Note!

^[1] EV version

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S ^[1]	Termination During Configuration
IOB12A	I/O	9		DQS12		True_of_IOB12B	True	E3	PUDC_B-controlled
IOB12B	I/O	9		DQS12		Comp_of_IOB12A	True	E1	PUDC_B-controlled
IOB14A	I/O	9		DQ12		True_of_IOB14B	True	F2	PUDC_B-controlled
IOB14B	I/O	9		DQ12		Comp_of_IOB14A	True	F1	PUDC_B-controlled
IOB16A	I/O	9	bus4	DQ12		True_of_IOB16B	True	G3	PUDC_B-controlled
IOB16B	I/O	9	bus4	DQ12		Comp_of_IOB16A	True	G1	PUDC_B-controlled
IOB18A/GCLKT_12	I/O	9	bus4	DQ11	GCLKT_12	True_of_IOB18B	True	H2	PUDC_B-controlled
IOB18B/GCLKC_12	I/O	9	bus4	DQ11	GCLKC_12	Comp_of_IOB18A	True	H1	PUDC_B-controlled
IOB1A	I/O	9	bus4	DQ12		True_of_IOB1B	True	C2	PUDC_B-controlled
IOB1B	I/O	9	bus4	DQ12		Comp_of_IOB1A	True	C1	PUDC_B-controlled
IOB20A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB20B	True	H4	PUDC_B-controlled
IOB20B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB20A	True	H3	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	H7	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	G6	PUDC_B-controlled
IOB24A	I/O	9	bus4	DQ11		True_of_IOB24B	True	H6	PUDC_B-controlled
IOB24B	I/O	9	bus4	DQ11		Comp_of_IOB24A	True	H5	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	L4	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	L3	PUDC_B-controlled
IOB29A	I/O	9	bus4	DQ11		True_of_IOB29B	True	J3	PUDC_B-controlled
IOB29B	I/O	9	bus4	DQ11		Comp_of_IOB29A	True	J1	PUDC_B-controlled
IOB31A	I/O	9	bus4	DQ11		True_of_IOB31B	True	K2	PUDC_B-controlled
IOB31B	I/O	9	bus4	DQ11		Comp_of_IOB31A	True	K1	PUDC_B-controlled
IOB33A	I/O	9	bus4	DQ11		True_of_IOB33B	True	L2	PUDC_B-controlled
IOB33B	I/O	9	bus4	DQ11		Comp_of_IOB33A	True	L1	PUDC_B-controlled
IOB35A/GCLKT_14	I/O	9	bus4	DQ10	GCLKT_14	True_of_IOB35B	True	K4	PUDC_B-controlled
IOB35B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB35A	True	K3	PUDC_B-controlled
IOB38A/GCLKT_13	I/O	9	bus4	DQ10	GCLKT_13	True_of_IOB38B	True	L5	PUDC_B-controlled
IOB38B/GCLKC_13	I/O	9	bus4	DQ10	GCLKC_13	Comp_of_IOB38A	True	K5	PUDC_B-controlled
IOB3A/BPLL0_T_IN3/BPLL0_T_FB4	I/O	9	bus4	DQ12	BPLL0_T_IN3/BPLL0_T_FB4	True_of_IOB3B	True	F6	PUDC_B-controlled
IOB3B/BPLL0_C_IN3/BPLL0_C_FB4	I/O	9	bus4	DQ12	BPLL0_C_IN3/BPLL0_C_FB4	Comp_of_IOB3A	True	F5	PUDC_B-controlled
IOB40A	I/O	9	bus4	DQ10		True_of_IOB40B	True	M3	PUDC_B-controlled
IOB40B	I/O	9	bus4	DQ10		Comp_of_IOB40A	True	M1	PUDC_B-controlled
IOB42A	I/O	9	bus4	DQ10		True_of_IOB42B	True	N2	PUDC_B-controlled
IOB42B	I/O	9	bus4	DQ10		Comp_of_IOB42A	True	N1	PUDC_B-controlled

Note!									
^[1] EV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S ^[1]	Termination During Configuration
IOB44A	I/O	9	bus4	DQS10		True_of_IOB44B	True	P2	PUDC_B-controlled
IOB44B	I/O	9	bus4	DQS10		Comp_of_IOB44A	True	P1	PUDC_B-controlled
IOB48A	I/O	9	bus4	DQ10		True_of_IOB48B	True	T2	PUDC_B-controlled
IOB48B	I/O	9	bus4	DQ10		Comp_of_IOB48A	True	T1	PUDC_B-controlled
IOB50A	I/O	9	bus4	DQ10/D QS_910		True_of_IOB50B	True	U2	PUDC_B-controlled
IOB50B	I/O	9	bus4	DQ10/D QS_910		Comp_of_IOB50A	True	U1	PUDC_B-controlled
IOB5A/BPLL0_T_IN4/BPLL0_T_FB3	I/O	9	bus4	DQ12	BPLL0_T_IN4/BPLL0_T_FB3	True_of_IOB5B	True	E4	PUDC_B-controlled
IOB5B/BPLL0_C_IN4/BPLL0_C_FB3	I/O	9	bus4	DQ12	BPLL0_C_IN4/BPLL0_C_FB3	Comp_of_IOB5A	True	D3	PUDC_B-controlled
IOB62A	I/O	9	bus4	DQS9		True_of_IOB62B	True	J7	PUDC_B-controlled
IOB62B	I/O	9	bus4	DQS9		Comp_of_IOB62A	True	J6	PUDC_B-controlled
IOB65A	I/O	9	bus4	DQ9		True_of_IOB65B	True	N4	PUDC_B-controlled
IOB65B	I/O	9	bus4	DQ9		Comp_of_IOB65A	True	N3	PUDC_B-controlled
IOB67A/BPLL1_T_IN2	I/O	9	bus4	DQ9	BPLL1_T_IN2	True_of_IOB67B	True	P4	PUDC_B-controlled
IOB67B/BPLL1_C_IN2	I/O	9	bus4	DQ9	BPLL1_C_IN2	Comp_of_IOB67A	True	P3	PUDC_B-controlled
IOB69A	I/O	9	bus4	DQ9		True_of_IOB69B	True	L6	PUDC_B-controlled
IOB69B	I/O	9	bus4	DQ9		Comp_of_IOB69A	True	M5	PUDC_B-controlled
IOB71A/BPLL1_T_IN3/BPLL1_T_FB4	I/O	9	bus4	DQ9	BPLL1_T_IN3/BPLL1_T_FB4	True_of_IOB71B	True	L7	PUDC_B-controlled
IOB71B/BPLL1_C_IN3/BPLL1_C_FB4	I/O	9	bus4	DQ9	BPLL1_C_IN3/BPLL1_C_FB4	Comp_of_IOB71A	True	K6	PUDC_B-controlled
IOB7A	I/O	9	bus4	DQ12		True_of_IOB7B	True	D2	PUDC_B-controlled
IOB7B	I/O	9	bus4	DQ12		Comp_of_IOB7A	True	D1	PUDC_B-controlled
IOB9A	I/O	9	bus4	DQ12		True_of_IOB9B	True	F4	PUDC_B-controlled
IOB9B	I/O	9	bus4	DQ12		Comp_of_IOB9A	True	F3	PUDC_B-controlled
IOL37A	I/O	11		none		True_of_IOL37B	True	E14	PUDC_B-controlled
IOL37B	I/O	11		none		Comp_of_IOL37A	True	D15	PUDC_B-controlled
IOL39A	I/O	11	bus2	none		True_of_IOL39B	True	B16	PUDC_B-controlled
IOL39B	I/O	11	bus2	none		Comp_of_IOL39A	True	A16	PUDC_B-controlled
IOL41A	I/O	11	bus2	none		True_of_IOL41B	True	C15	PUDC_B-controlled
IOL41B	I/O	11	bus2	none		Comp_of_IOL41A	True	A15	PUDC_B-controlled
IOL43A/GCLKT_19/LPLL0_T_IN3/LPL L0_T_FB4	I/O	11	bus2	none	GCLKT_19/LPLL0_T_IN3/LPL L0_T_FB4	True_of_IOL43B	True	F12	PUDC_B-controlled

Note!									
[1] EV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S ^[1]	Termination During Configuration
IOL43B/GCLKC_19/LPLL0_C_IN3/LPLL0_C_FB4	I/O	11	bus2	none	GCLKC_19/LPLL0_C_IN3/LPLL0_C_FB4	Comp_of_IOL43A	True	E12	PUDC_B-controlled
IOL45A/GCLKT_18	I/O	11	bus2	none	GCLKT_18	True_of_IOL45B	True	G9	PUDC_B-controlled
IOL45B/GCLKC_18	I/O	11	bus2	none	GCLKC_18	Comp_of_IOL45A	True	G11	PUDC_B-controlled
IOL48A/GCLKT_17	I/O	10	bus2	none	GCLKT_17	True_of_IOL48B	True	G8	PUDC_B-controlled
IOL48B/GCLKC_17	I/O	10	bus2	none	GCLKC_17	Comp_of_IOL48A	True	E8	PUDC_B-controlled
IOL50A/GCLKT_16	I/O	10	bus2	none	GCLKT_16	True_of_IOL50B	True	E6	PUDC_B-controlled
IOL50B/GCLKC_16	I/O	10	bus2	none	GCLKC_16	Comp_of_IOL50A	True	F7	PUDC_B-controlled
IOL52A	I/O	10	bus2	none		True_of_IOL52B	True	B3	PUDC_B-controlled
IOL52B	I/O	10	bus2	none		Comp_of_IOL52A	True	A3	PUDC_B-controlled
IOL66A/LPLL1_T_IN3/LPLL1_T_FB4/PUDC_B	I/O	10	bus2	none	LPLL1_T_IN3/LPLL1_T_FB4/PUDC_B	True_of_IOL66B	True	B2	pull down
IOL66B/LPLL1_C_IN3/LPLL1_C_FB4	I/O	10	bus2	none	LPLL1_C_IN3/LPLL1_C_FB4	Comp_of_IOL66A	True	A2	PUDC_B-controlled
IOR11A/TPLL1_T_IN3/TPLL1_T_FB4	I/O	3	bus3	none	TPLL1_T_IN3/TPLL1_T_FB4	True_of_IOR11B	True	U16	PUDC_B-controlled
IOR11B/TPLL1_C_IN3/TPLL1_C_FB4	I/O	3	bus3	none	TPLL1_C_IN3/TPLL1_C_FB4	Comp_of_IOR11A	True	V16	PUDC_B-controlled
IOR13A	I/O	3	bus3	none		True_of_IOR13B	True	U15	PUDC_B-controlled
IOR13B	I/O	3	bus3	none		Comp_of_IOR13A	True	V15	PUDC_B-controlled
IOR15A/D11	I/O	3	bus3	none	D11	True_of_IOR15B	True	U13	PUDC_B-controlled
IOR15B/D12	I/O	3	bus3	none	D12	Comp_of_IOR15A	True	V13	PUDC_B-controlled
IOR17A/MODE1	I/O	3	bus3	none	MODE1	True_of_IOR17B	True	N12	pull up
IOR17B/D10	I/O	3	bus3	none	D10	Comp_of_IOR17A	True	P12	PUDC_B-controlled
IOR1A/TCK	I/O	12		none	TCK	True_of_IOR1B	none	A17	pull up
IOR1B/TDI	I/O	12		none	TDI	Comp_of_IOR1A	none	F13	pull up
IOR20A/D01/MI2	I/O	4	bus4	DQ4	D01/MI2	True_of_IOR20B	True	T14	PUDC_B-controlled
IOR20B/D02/MI3	I/O	4	bus4	DQ4	D02/MI3	Comp_of_IOR20A	True	V14	PUDC_B-controlled
IOR22A	I/O	4	bus4	DQ4		True_of_IOR22B	True	T12	PUDC_B-controlled
IOR22B	I/O	4	bus4	DQ4		Comp_of_IOR22A	True	V12	PUDC_B-controlled
IOR24A	I/O	4	bus4	DQ4		True_of_IOR24B	True	M11	PUDC_B-controlled
IOR24B	I/O	4	bus4	DQ4		Comp_of_IOR24A	True	N11	PUDC_B-controlled
IOR26A	I/O	4	bus4	DQS4		True_of_IOR26B	True	N10	PUDC_B-controlled
IOR26B	I/O	4	bus4	DQS4		Comp_of_IOR26A	True	P11	PUDC_B-controlled
IOR30A	I/O	4	bus4	DQ4		True_of_IOR30B	True	R11	PUDC_B-controlled
IOR30B	I/O	4	bus4	DQ4		Comp_of_IOR30A	True	T11	PUDC_B-controlled
IOR32A	I/O	4		DQ4		True_of_IOR32B	True	U11	PUDC_B-controlled

Note!									
[1] EV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S ^[1]	Termination During Configuration
IOR32B	I/O	4		DQ4		Comp_of_IOR32A	True	V11	PUDC_B-controlled
IOR34A/GCLKT_4/D13	I/O	4		DQ4	GCLKT_4/D13	True_of_IOR34B	True	U10	PUDC_B-controlled
IOR34B/GCLKC_4/EMCCLK	I/O	4		DQ4	GCLKC_4/EMCCLK	Comp_of_IOR34A	True	V10	PUDC_B-controlled
IOR36A/GCLKT_5/RPLL0_T_IN4/RPLL0_T_FB3	I/O	4	bus4	DQ4	GCLKT_5/RPLL0_T_IN4/RPLL0_T_FB3	True_of_IOR36B	True	R10	PUDC_B-controlled
IOR36B/GCLKC_5/RPLL0_C_IN4/RPLL0_C_FB3	I/O	4	bus4	DQ4	GCLKC_5/RPLL0_C_IN4/RPLL0_C_FB3	Comp_of_IOR36A	True	T10	PUDC_B-controlled
IOR39A/GCLKT_6/RPLL0_T_IN3/RPLL0_T_FB4	I/O	5	bus4	none	GCLKT_6/RPLL0_T_IN3/RPLL0_T_FB4	True_of_IOR39B	True	T9	PUDC_B-controlled
IOR39B/GCLKC_6/RPLL0_C_IN3/RPLL0_C_FB4	I/O	5	bus4	none	GCLKC_6/RPLL0_C_IN3/RPLL0_C_FB4	Comp_of_IOR39A	True	V9	PUDC_B-controlled
IOR3A/TMS	I/O	12		none	TMS	True_of_IOR3B	none	B18	pull up
IOR3B/TDO	I/O	12		none	TDO	Comp_of_IOR3A	none	D16	pull up
IOR41A/GCLKT_7/D14	I/O	5	bus4	none	GCLKT_7/D14	True_of_IOR41B	True	R8	PUDC_B-controlled
IOR41B/GCLKC_7/D15	I/O	5	bus4	none	GCLKC_7/D15	Comp_of_IOR41A	True	T8	PUDC_B-controlled
IOR43A	I/O	5		none		True_of_IOR43B	True	M10	PUDC_B-controlled
IOR43B	I/O	5		none		Comp_of_IOR43A	True	N9	PUDC_B-controlled
IOR45A	I/O	5	bus4	none		True_of_IOR45B	True	M8	PUDC_B-controlled
IOR45B	I/O	5	bus4	none		Comp_of_IOR45A	True	N8	PUDC_B-controlled
IOR47A/DONE	I/O	5	bus4	none	DONE		none	V17	pull down
IOR48A	I/O	5	bus4	none		True_of_IOR48B	True	U8	PUDC_B-controlled
IOR48B	I/O	5	bus4	none		Comp_of_IOR48A	True	V8	PUDC_B-controlled
IOR50A	I/O	5	bus4	none		True_of_IOR50B	True	N7	PUDC_B-controlled
IOR50B	I/O	5	bus4	none		Comp_of_IOR50A	True	P8	PUDC_B-controlled
IOR52A	I/O	5	bus4	none		True_of_IOR52B	True	U7	PUDC_B-controlled
IOR52B	I/O	5	bus4	none		Comp_of_IOR52A	True	V7	PUDC_B-controlled
IOR54A	I/O	5	bus4	none		True_of_IOR54B	True	R7	PUDC_B-controlled
IOR54B	I/O	5	bus4	none		Comp_of_IOR54A	True	T7	PUDC_B-controlled
IOR56A/RECONFIG_N	I/O	5	bus4	none	RECONFIG_N		none	V2	pull up
IOR57A	I/O	5	bus4	DQ5		True_of_IOR57B	True	T6	PUDC_B-controlled
IOR57B	I/O	5	bus4	DQ5		Comp_of_IOR57A	True	V6	PUDC_B-controlled
IOR59A	I/O	5	bus4	DQ5		True_of_IOR59B	True	N6	PUDC_B-controlled
IOR59B	I/O	5	bus4	DQ5		Comp_of_IOR59A	True	P7	PUDC_B-controlled
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	R15	PUDC_B-controlled

Note! ^[1] EV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S ^[1]	Termination During Configuration
IOR5B/MODE0	I/O	3		none	MODE0	Comp_of_IOR5A	True	T15	pull down
IOR61A/RPLL1_T_IN4/RPLL1_T_FB3/D07/SDA	I/O	5	bus4	DQ5	RPLL1_T_IN4/RPLL1_T_FB3/D07/SDA	True_of_IOR61B	True	R5	PUDC_B-controlled
IOR61B/RPLL1_C_IN4/RPLL1_C_FB3/RDWR_B/SCL	I/O	5	bus4	DQ5	RPLL1_C_IN4/RPLL1_C_FB3/RDWR_B/SCL	Comp_of_IOR61A	True	T5	PUDC_B-controlled
IOR63A/D03/SI/SSI0	I/O	5		DQS5	D03/SI/SSI0	True_of_IOR63B	True	U5	PUDC_B-controlled
IOR63B/D04/SSPI_CS_N	I/O	5		DQS5	D04/SSPI_CS_N	Comp_of_IOR63A	True	V5	PUDC_B-controlled
IOR66A/RPLL1_T_IN3/RPLL1_T_FB4/D05/SO/SSI1	I/O	5	bus4	DQ5	RPLL1_T_IN3/RPLL1_T_FB4/D05/SO/SSI1	True_of_IOR66B	True	R3	PUDC_B-controlled
IOR66B/RPLL1_C_IN3/RPLL1_C_FB4/D06/SSPI_CLK	I/O	5	bus4	DQ5	RPLL1_C_IN3/RPLL1_C_FB4/D06/SSPI_CLK	Comp_of_IOR66A	True	T3	PUDC_B-controlled
IOR68A	I/O	5	bus4	DQ5		True_of_IOR68B	True	T4	PUDC_B-controlled
IOR68B	I/O	5	bus4	DQ5		Comp_of_IOR68A	True	V4	PUDC_B-controlled
IOR70A/D08/SSPI_WPN/SSI2	I/O	5		DQ5	D08/SSPI_WPN/SSI2	True_of_IOR70B	True	N5	PUDC_B-controlled
IOR70B/D09/CLKHOLD_N/SSI3	I/O	5		DQ5	D09/CLKHOLD_N/SSI3	Comp_of_IOR70A	True	P6	PUDC_B-controlled
IOR72A/RPLL1_T_IN2/READY	I/O	5		DQ5	RPLL1_T_IN2/READY	True_of_IOR72B	True	U3	pull down
IOR72B/RPLL1_C_IN2/CSO_B/MCS_N	I/O	5		DQ5	RPLL1_C_IN2/CSO_B/MCS_N	Comp_of_IOR72A	True	V3	PUDC_B-controlled
IOR7A	I/O	3		none		True_of_IOR7B	True	P13	PUDC_B-controlled
IOR7B	I/O	3		none		Comp_of_IOR7A	True	R16	PUDC_B-controlled
IOR9A/D00/DIN/MISO/MI1	I/O	3		none	D00/DIN/MISO/MI1	True_of_IOR9B	True	R13	PUDC_B-controlled
IOR9B/CSI_B/MOSI/MI0	I/O	3		none	CSI_B/MOSI/MI0	Comp_of_IOR9A	True	T13	PUDC_B-controlled
IOT102A	I/O	1	bus2	DQ1		True_of_IOT102B	True	J16	PUDC_B-controlled
IOT102B	I/O	1	bus2	DQ1		Comp_of_IOT102A	True	J18	PUDC_B-controlled
IOT104A	I/O	1	bus2	DQ1		True_of_IOT104B	True	L17	PUDC_B-controlled
IOT104B	I/O	1	bus2	DQ1		Comp_of_IOT104A	True	L18	PUDC_B-controlled
IOT106A	I/O	1	bus2	DQ1		True_of_IOT106B	True	M16	PUDC_B-controlled
IOT106B	I/O	1	bus2	DQ1		Comp_of_IOT106A	True	M18	PUDC_B-controlled
IOT108A/GCLKT_1	I/O	1	bus2	DQ2	GCLKT_1	True_of_IOT108B	True	L15	PUDC_B-controlled
IOT108B/GCLKC_1	I/O	1	bus2	DQ1	GCLKC_1	Comp_of_IOT108A	True	L16	PUDC_B-controlled
IOT111A	I/O	2	bus1	DQ2		True_of_IOT111B	True	J13	PUDC_B-controlled
IOT111B	I/O	2	bus1	DQ2		Comp_of_IOT111A	True	K14	PUDC_B-controlled
IOT113A/GCLKT_2/Q0REF_T_IN1	I/O	2	bus1	DQ2	GCLKT_2/Q0REF_T_IN1	True_of_IOT113B	True	K15	PUDC_B-controlled
IOT113B/GCLKC_2/Q0REF_C_IN1	I/O	2	bus1	DQ2	GCLKC_2/Q0REF_C_IN1	Comp_of_IOT113A	True	K16	PUDC_B-controlled

Note!									
[1] EV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S ^[1]	Termination During Configuration
IOT115A/GCLKT_3	I/O	2	bus1	DQ2	GCLKT_3	True_of_IOT115B	True	L12	PUDC_B-controlled
IOT115B/GCLKC_3	I/O	2	bus1	DQ2	GCLKC_3	Comp_of_IOT115A	True	L13	PUDC_B-controlled
IOT117A	I/O	2	bus1	DQS2		True_of_IOT117B	True	N15	PUDC_B-controlled
IOT117B	I/O	2	bus1	DQS2		Comp_of_IOT117A	True	N16	PUDC_B-controlled
IOT120A	I/O	2	bus1	DQ2		True_of_IOT120B	True	N17	PUDC_B-controlled
IOT120B	I/O	2	bus1	DQ2		Comp_of_IOT120A	True	N18	PUDC_B-controlled
IOT122A	I/O	2	bus1	DQ2		True_of_IOT122B	True	P17	PUDC_B-controlled
IOT122B	I/O	2	bus1	DQ2		Comp_of_IOT122A	True	P18	PUDC_B-controlled
IOT124A	I/O	2	bus1	DQ2		True_of_IOT124B	True	T17	PUDC_B-controlled
IOT124B	I/O	2	bus1	DQ2		Comp_of_IOT124A	True	T18	PUDC_B-controlled
IOT126A	I/O	2	bus1	DQ2		True_of_IOT126B	True	U17	PUDC_B-controlled
IOT126B	I/O	2	bus1	DQ2		Comp_of_IOT126A	True	U18	PUDC_B-controlled
IOT129A	I/O	2	bus0	DQ3		True_of_IOT129B	True	L14	PUDC_B-controlled
IOT129B	I/O	2	bus0	DQ2		Comp_of_IOT129A	True	M13	PUDC_B-controlled
IOT131A	I/O	2	bus0	DQ3		True_of_IOT131B	True	M14	PUDC_B-controlled
IOT131B	I/O	2	bus0	DQ3		Comp_of_IOT131A	True	N14	PUDC_B-controlled
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	P15	PUDC_B-controlled
IOT142B/DOUT	I/O	2	bus0	DQ3	DOUT	Comp_of_IOT142A	True	P16	pull up
IOT74A	I/O	1	bus2	DQ0		True_of_IOT74B	True	H12	PUDC_B-controlled
IOT74B	I/O	1	bus2	DQ0		Comp_of_IOT74A	True	G13	PUDC_B-controlled
IOT76A/TPLL0_T_IN2	I/O	1	bus2	DQ0	TPLL0_T_IN2	True_of_IOT76B	True	F14	PUDC_B-controlled
IOT76B/TPLL0_C_IN2	I/O	1	bus2	DQ0	TPLL0_C_IN2	Comp_of_IOT76A	True	G14	PUDC_B-controlled
IOT78A	I/O	1	bus2	DQ0		True_of_IOT78B	True	C17	PUDC_B-controlled
IOT78B	I/O	1	bus2	DQ0		Comp_of_IOT78A	True	C18	PUDC_B-controlled
IOT80A/TPLL0_T_IN3/TPLL0_T_FB4	I/O	1	bus2	DQ0	TPLL0_T_IN3/TPLL0_T_FB4	True_of_IOT80B	True	F15	PUDC_B-controlled
IOT80B/TPLL0_C_IN3/TPLL0_C_FB4	I/O	1	bus2	DQ0	TPLL0_C_IN3/TPLL0_C_FB4	Comp_of_IOT80A	True	F16	PUDC_B-controlled
IOT82A/TPLL0_T_IN4/TPLL0_T_FB3/PCIE_HOST_RSTN	I/O	1	bus2	DQ0	TPLL0_T_IN4/TPLL0_T_FB3/PCIE_HOST_RSTN	True_of_IOT82B	True	H13	PUDC_B-controlled
IOT82B/TPLL0_C_IN4/TPLL0_C_FB3/PCIE_HOST_RSTN	I/O	1	bus2	DQ0	TPLL0_C_IN4/TPLL0_C_FB3/PCIE_HOST_RSTN	Comp_of_IOT82A	True	H14	PUDC_B-controlled
IOT85A	I/O	1		DQS0		True_of_IOT85B	True	D17	PUDC_B-controlled
IOT85B	I/O	1		DQS0		Comp_of_IOT85A	True	D18	PUDC_B-controlled
IOT87A	I/O	1	bus2	DQ0		True_of_IOT87B	True	E16	PUDC_B-controlled
IOT87B	I/O	1	bus2	DQ0		Comp_of_IOT87A	True	E18	PUDC_B-controlled

Note!									
^[1] EV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S ^[1]	Termination During Configuration
IOT89A/Q0REF_T_IN0	I/O	1	bus2	DQ0	Q0REF_T_IN0	True_of_IOT89B	True	F17	PUDC_B-controlled
IOT89B/Q0REF_C_IN0	I/O	1	bus2	DQ0	Q0REF_C_IN0	Comp_of_IOT89A	True	F18	PUDC_B-controlled
IOT91A	I/O	1	bus2	DQ1		True_of_IOT91B	True	K12	PUDC_B-controlled
IOT91B	I/O	1	bus2	DQ1		Comp_of_IOT91A	True	K13	PUDC_B-controlled
IOT93A	I/O	1	bus2	DQ1		True_of_IOT93B	True	H15	PUDC_B-controlled
IOT93B	I/O	1	bus2	DQ1		Comp_of_IOT93A	True	H16	PUDC_B-controlled
IOT95A	I/O	1	bus2	DQ1		True_of_IOT95B	True	G16	PUDC_B-controlled
IOT95B	I/O	1	bus2	DQ1		Comp_of_IOT95A	True	G18	PUDC_B-controlled
IOT97A/GCLKT_0	I/O	1	bus2	DQ1	GCLKT_0	True_of_IOT97B	True	H17	PUDC_B-controlled
IOT97B/GCLKC_0	I/O	1	bus2	DQ1	GCLKC_0	Comp_of_IOT97A	True	H18	PUDC_B-controlled
IOT99A	I/O	1	bus2	DQS1		True_of_IOT99B	True	K17	PUDC_B-controlled
IOT99B	I/O	1	bus2	DQS1		Comp_of_IOT99A	True	K18	PUDC_B-controlled
Q0_ATEST_O	DIO	Q0		none			none	E7	
Q0_LN0_RXM_I	DIO	Q0		none			none	C5	
Q0_LN0_RXP_I	DIO	Q0		none			none	D5	
Q0_LN0_TXM_O	DIO	Q0		none			none	A4	
Q0_LN0_TXP_O	DIO	Q0		none			none	B4	
Q0_LN1_RXM_I	DIO	Q0		none			none	C7	
Q0_LN1_RXP_I	DIO	Q0		none			none	D7	
Q0_LN1_TXM_O	DIO	Q0		none			none	A6	
Q0_LN1_TXP_O	DIO	Q0		none			none	B6	
Q0_LN2_RXM_I	DIO	Q0		none			none	C11	
Q0_LN2_RXP_I	DIO	Q0		none			none	D11	
Q0_LN2_TXM_O	DIO	Q0		none			none	A12	
Q0_LN2_TXP_O	DIO	Q0		none			none	B12	
Q0_LN3_RXM_I	DIO	Q0		none			none	C13	
Q0_LN3_RXP_I	DIO	Q0		none			none	D13	
Q0_LN3_TXM_O	DIO	Q0		none			none	A14	
Q0_LN3_TXP_O	DIO	Q0		none			none	B14	
Q0_REFCLKM_0	DIO	Q0		none			none	A8	
Q0_REFCLKM_1	DIO	Q0		none			none	C9	
Q0_REFCLKM_2	DIO	Q0		none			none	A10	
Q0_REFCLKM_3	DIO	Q0		none			none	E10	
Q0_REFCLKP_0	DIO	Q0		none			none	B8	

Note! ^[1] EV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S ^[1]	Termination During Configuration
Q0_REFCLKP_1	DIO	Q0		none			none	D9	
Q0_REFCLKP_2	DIO	Q0		none			none	B10	
Q0_REFCLKP_3	DIO	Q0		none			none	F10	
VCC	Power	N/A						H9	
VCC	Power	N/A						J10	
VCC	Power	N/A						K9	
VCC	Power	N/A						J8	
VCC	Power	N/A						M12	
VCC	Power	N/A						G7	
VCC	Power	N/A						K11	
VCC	Power	N/A						L8	
VCC	Power	N/A						M7	
VCC	Power	N/A						L10	
VCC	Power	N/A						H11	
VDDAQ0	Power	N/A						E11	
VDDAQ0	Power	N/A						B7	
VDDAQ0	Power	N/A						B11	
VDDAQ0	Power	N/A						D10	
VCCIO1	Power	N/A						E17	
VCCIO1	Power	N/A						G15	
VCCIO1	Power	N/A						J14	
VCCIO10	Power	N/A						F8	
VCCIO10	Power	N/A						C3	
VCCIO11	Power	N/A						B15	
VCCIO11	Power	N/A						G12	
VCCIO12_VCCX_VDDHAQ0	Power	N/A						P10	
VCCIO12_VCCX_VDDHAQ0	Power	N/A						M9	
VCCIO12_VCCX_VDDHAQ0	Power	N/A						D14	
VCCIO12_VCCX_VDDHAQ0	Power	N/A						B1	
VCCIO12_VCCX_VDDHAQ0	Power	N/A						P14	
VCCIO12_VCCX_VDDHAQ0	Power	N/A						G10	
VCCIO12_VCCX_VDDHAQ0	Power	N/A						J12	
VCCIO12_VCCX_VDDHAQ0	Power	N/A						D4	
VCCIO12_VCCX_VDDHAQ0	Power	N/A						K7	

Note! ^[1] EV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S ^[1]	Termination During Configuration
VCCIO12_VCCX_VDDHAQ0	Power	N/A						B17	
VCCIO12_VCCX_VDDHAQ0	Power	N/A						P5	
VCCIO2	Power	N/A						J17	
VCCIO2	Power	N/A						M15	
VCCIO2	Power	N/A						R17	
VCCIO3	Power	N/A						R12	
VCCIO3	Power	N/A						U14	
VCCIO4	Power	N/A						P9	
VCCIO4	Power	N/A						U9	
VCCIO5	Power	N/A						R6	
VCCIO5	Power	N/A						U4	
VCCIO9	Power	N/A						R2	
VCCIO9	Power	N/A						G4	
VCCIO9	Power	N/A						E2	
VCCIO9	Power	N/A						M4	
VCCIO9	Power	N/A						J2	
VCCIO9	Power	N/A						J5	
VEFUSE	Power	N/A						R4	
VSS	Ground	N/A						A1	
VSS	Ground	N/A						A11	
VSS	Ground	N/A						A18	
VSS	Ground	N/A						A7	
VSS	Ground	N/A						A9	
VSS	Ground	N/A						B13	
VSS	Ground	N/A						B5	
VSS	Ground	N/A						B9	
VSS	Ground	N/A						C10	
VSS	Ground	N/A						C12	
VSS	Ground	N/A						C14	
VSS	Ground	N/A						C16	
VSS	Ground	N/A						C4	
VSS	Ground	N/A						C6	
VSS	Ground	N/A						D8	
VSS	Ground	N/A						E13	

Note! ^[1] EV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S ^[1]	Termination During Configuration
VSS	Ground	N/A						E15	
VSS	Ground	N/A						F11	
VSS	Ground	N/A						F9	
VSS	Ground	N/A						G17	
VSS	Ground	N/A						G2	
VSS	Ground	N/A						G5	
VSS	Ground	N/A						H10	
VSS	Ground	N/A						H8	
VSS	Ground	N/A						J11	
VSS	Ground	N/A						J15	
VSS	Ground	N/A						J4	
VSS	Ground	N/A						J9	
VSS	Ground	N/A						K10	
VSS	Ground	N/A						K8	
VSS	Ground	N/A						L11	
VSS	Ground	N/A						L9	
VSS	Ground	N/A						M17	
VSS	Ground	N/A						M2	
VSS	Ground	N/A						M6	
VSS	Ground	N/A						N13	
VSS	Ground	N/A						R1	
VSS	Ground	N/A						R14	
VSS	Ground	N/A						R18	
VSS	Ground	N/A						R9	
VSS	Ground	N/A						T16	
VSS	Ground	N/A						U12	
VSS	Ground	N/A						U6	
VSS	Ground	N/A						V1	
VSS	Ground	N/A						V18	
NC	N/A	N/A						C8	
NC	N/A	N/A						E9	
NC	N/A	N/A						E5	
NC	N/A	N/A						A5	
NC	N/A	N/A						A13	

Note! [1] EV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S ^[1]	Termination During Configuration
NC	N/A	N/A						D6	
NC	N/A	N/A						D12	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324 ^[1]	Termination During Configuration
IOB117A	I/O	7	bus4	DQS6		True_of_IOB117B	True	V15	PUDC_B-controlled
IOB117B	I/O	7	bus4	DQS6		Comp_of_IOB117A	True	V14	PUDC_B-controlled
IOB120A	I/O	7	bus4	DQ6		True_of_IOB120B	True	P13	PUDC_B-controlled
IOB120B	I/O	7	bus4	DQ6		Comp_of_IOB120A	True	R13	PUDC_B-controlled
IOB122A	I/O	7	bus4	DQ6		True_of_IOB122B	True	T15	PUDC_B-controlled
IOB122B	I/O	7	bus4	DQ6		Comp_of_IOB122A	True	T14	PUDC_B-controlled
IOB124A	I/O	7	bus4	DQ6		True_of_IOB124B	True	V16	PUDC_B-controlled
IOB124B	I/O	7	bus4	DQ6		Comp_of_IOB124A	True	U15	PUDC_B-controlled
IOB126A	I/O	7	bus4	DQ6		True_of_IOB126B	True	V17	PUDC_B-controlled
IOB126B	I/O	7	bus4	DQ6		Comp_of_IOB126A	True	U16	PUDC_B-controlled
IOB128A	I/O	6	bus4	DQ6		True_of_IOB128B	True	U18	PUDC_B-controlled
IOB128B	I/O	6	bus4	DQ6		Comp_of_IOB128A	True	U17	PUDC_B-controlled
IOB12A	I/O	9		DQS12		True_of_IOB12B	True	V6	PUDC_B-controlled
IOB12B	I/O	9		DQS12		Comp_of_IOB12A	True	V7	PUDC_B-controlled
IOB14A	I/O	9		DQ12		True_of_IOB14B	True	U7	PUDC_B-controlled
IOB14B	I/O	9		DQ12		Comp_of_IOB14A	True	T7	PUDC_B-controlled
IOB16A	I/O	9	bus4	DQ12		True_of_IOB16B	True	V8	PUDC_B-controlled
IOB16B	I/O	9	bus4	DQ12		Comp_of_IOB16A	True	U8	PUDC_B-controlled
IOB18A/GCLKT_12	I/O	9	bus4	DQ11	GCLKT_12	True_of_IOB18B	True	N5	PUDC_B-controlled
IOB18B/GCLKC_12	I/O	9	bus4	DQ11	GCLKC_12	Comp_of_IOB18A	True	N6	PUDC_B-controlled
IOB1A	I/O	9	bus4	DQ12		True_of_IOB1B	True	V2	PUDC_B-controlled
IOB1B	I/O	9	bus4	DQ12		Comp_of_IOB1A	True	V3	PUDC_B-controlled
IOB20A	I/O	9	bus4	DQ11		True_of_IOB20B	True	P6	PUDC_B-controlled
IOB20B	I/O	9	bus4	DQ11		Comp_of_IOB20A	True	P7	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	R8	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	P8	PUDC_B-controlled
IOB24A	I/O	9	bus4	DQ11		True_of_IOB24B	True	M8	PUDC_B-controlled
IOB24B	I/O	9	bus4	DQ11		Comp_of_IOB24A	True	N8	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	T8	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	T9	PUDC_B-controlled
IOB29A	I/O	9	bus4	DQ11		True_of_IOB29B	True	M10	PUDC_B-controlled
IOB29B	I/O	9	bus4	DQ11		Comp_of_IOB29A	True	N9	PUDC_B-controlled
IOB31A/GCLKT_14	I/O	9	bus4	DQ11	GCLKT_14	True_of_IOB31B	True	M11	PUDC_B-controlled
IOB31B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB31A	True	N10	PUDC_B-controlled
IOB33A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB33B	True	N11	PUDC_B-controlled

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324 ^[1]	Termination During Configuration
IOB33B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB33A	True	P11	PUDC_B-controlled
IOB3A/BPLL0_T_IN3/BPLL0_T_FB4	I/O	9	bus4	DQ12	BPLL0_T_IN3/BPLL0_T_FB4	True_of_IOB3B	True	U3	PUDC_B-controlled
IOB3B/BPLL0_C_IN3/BPLL0_C_FB4	I/O	9	bus4	DQ12	BPLL0_C_IN3/BPLL0_C_FB4	Comp_of_IOB3A	True	T4	PUDC_B-controlled
IOB5A/BPLL0_T_IN4/BPLL0_T_FB3	I/O	9	bus4	DQ12	BPLL0_T_IN4/BPLL0_T_FB3	True_of_IOB5B	True	U5	PUDC_B-controlled
IOB5B/BPLL0_C_IN4/BPLL0_C_FB3	I/O	9	bus4	DQ12	BPLL0_C_IN4/BPLL0_C_FB3	Comp_of_IOB5A	True	V5	PUDC_B-controlled
IOB75A	I/O	8	bus4	DQ8		True_of_IOB75B	True	V9	PUDC_B-controlled
IOB75B	I/O	8	bus4	DQ8		Comp_of_IOB75A	True	V10	PUDC_B-controlled
IOB77A/BPLL1_T_IN4/BPLL1_T_FB3	I/O	8	bus4	DQ8	BPLL1_T_IN4/BPLL1_T_FB3	True_of_IOB77B	True	U10	PUDC_B-controlled
IOB77B/BPLL1_C_IN4/BPLL1_C_FB3	I/O	8	bus4	DQ8	BPLL1_C_IN4/BPLL1_C_FB3	Comp_of_IOB77A	True	T10	PUDC_B-controlled
IOB79A	I/O	8	bus4	DQ8		True_of_IOB79B	True	R10	PUDC_B-controlled
IOB79B	I/O	8	bus4	DQ8		Comp_of_IOB79A	True	R11	PUDC_B-controlled
IOB7A	I/O	9	bus4	DQ12		True_of_IOB7B	True	R5	PUDC_B-controlled
IOB7B	I/O	9	bus4	DQ12		Comp_of_IOB7A	True	T5	PUDC_B-controlled
IOB81A/GCLKT_11	I/O	8		DQ8	GCLKT_11	True_of_IOB81B	True	U11	PUDC_B-controlled
IOB81B/GCLKC_11	I/O	8		DQ8	GCLKC_11	Comp_of_IOB81A	True	T11	PUDC_B-controlled
IOB85A	I/O	8		DQS8		True_of_IOB85B	True	V11	PUDC_B-controlled
IOB85B	I/O	8		DQS8		Comp_of_IOB85A	True	V12	PUDC_B-controlled
IOB87A/GCLKT_10	I/O	8	bus4	DQ8	GCLKT_10	True_of_IOB87B	True	U13	PUDC_B-controlled
IOB87B/GCLKC_10	I/O	8	bus4	DQ8	GCLKC_10	Comp_of_IOB87A	True	V13	PUDC_B-controlled
IOB89A	I/O	8	bus4	DQ8		True_of_IOB89B	True	T13	PUDC_B-controlled
IOB89B	I/O	8	bus4	DQ8		Comp_of_IOB89A	True	T12	PUDC_B-controlled
IOB91A	I/O	8	bus4	DQ8		True_of_IOB91B	True	N12	PUDC_B-controlled
IOB91B	I/O	8	bus4	DQ8		Comp_of_IOB91A	True	P12	PUDC_B-controlled
IOB9A	I/O	9	bus4	DQ12		True_of_IOB9B	True	T6	PUDC_B-controlled
IOB9B	I/O	9	bus4	DQ12		Comp_of_IOB9A	True	R7	PUDC_B-controlled
IOL33A	I/O	11	bus2	none		True_of_IOL33B	True	E3	PUDC_B-controlled
IOL35A/GCLKT_19/LPLL0_T_IN4/LPLL0_T_FB3	I/O	11	bus2	none	GCLKT_19/LPLL0_T_IN4/LPLL0_T_FB3	True_of_IOL35B	True	F5	PUDC_B-controlled
IOL35B/GCLKC_19/LPLL0_C_IN4/LPLL0_C_FB3	I/O	11	bus2	none	GCLKC_19/LPLL0_C_IN4/LPLL0_C_FB3	Comp_of_IOL35A	True	G6	PUDC_B-controlled
IOL37A	I/O	11		none		True_of_IOL37B	True	G3	PUDC_B-controlled
IOL37B	I/O	11		none		Comp_of_IOL37A	True	F4	PUDC_B-controlled
IOL39A	I/O	11	bus2	none		True_of_IOL39B	True	H7	PUDC_B-controlled

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324 ^[1]	Termination During Configuration
IOL39B	I/O	11	bus2	none		Comp_of_IOL39A	True	J6	PUDC_B-controlled
IOL41A	I/O	11	bus2	none		True_of_IOL41B	True	H4	PUDC_B-controlled
IOL41B	I/O	11	bus2	none		Comp_of_IOL41A	True	H5	PUDC_B-controlled
IOL48A/GCLKT_17	I/O	10	bus2	none	GCLKT_17	True_of_IOL48B	True	J7	PUDC_B-controlled
IOL48B/GCLKC_17	I/O	10	bus2	none	GCLKC_17	Comp_of_IOL48A	True	K6	PUDC_B-controlled
IOL50A/GCLKT_16	I/O	10	bus2	none	GCLKT_16	True_of_IOL50B	True	K4	PUDC_B-controlled
IOL50B/GCLKC_16	I/O	10	bus2	none	GCLKC_16	Comp_of_IOL50A	True	K5	PUDC_B-controlled
IOL63A/LPLL1_T_IN2	I/O	10		none	LPLL1_T_IN2	True_of_IOL63B	True	L6	PUDC_B-controlled
IOL63B/LPLL1_C_IN2	I/O	10		none	LPLL1_C_IN2	Comp_of_IOL63A	True	L7	PUDC_B-controlled
IOL66A/LPLL1_T_IN3/LPLL1_T_FB4/PUDC_B	I/O	10	bus2	none	LPLL1_T_IN3/LPLL1_T_FB4/PUDC_B	True_of_IOL66B	True	L4	pull down
IOL66B/LPLL1_C_IN3/LPLL1_C_FB4	I/O	10	bus2	none	LPLL1_C_IN3/LPLL1_C_FB4	Comp_of_IOL66A	True	L5	PUDC_B-controlled
IOL68A/LPLL1_T_IN4/LPLL1_T_FB3	I/O	10	bus2	none	LPLL1_T_IN4/LPLL1_T_FB3	True_of_IOL68B	True	L3	PUDC_B-controlled
IOL68B/LPLL1_C_IN4/LPLL1_C_FB3	I/O	10	bus2	none	LPLL1_C_IN4/LPLL1_C_FB3	Comp_of_IOL68A	True	M3	PUDC_B-controlled
IOL70A/BPLL0_T_IN2	I/O	10	bus2	none	BPLL0_T_IN2	True_of_IOL70B	True	M5	PUDC_B-controlled
IOL70B/BPLL0_C_IN2	I/O	10	bus2	none	BPLL0_C_IN2	Comp_of_IOL70A	True	N4	PUDC_B-controlled
IOL72A	I/O	10		none		True_of_IOL72B	True	R3	PUDC_B-controlled
IOL72B	I/O	10		none		Comp_of_IOL72A	True	P4	PUDC_B-controlled
IOR13A	I/O	3	bus3	none		True_of_IOR13B	True	H14	PUDC_B-controlled
IOR15A/D11	I/O	3	bus3	none	D11	True_of_IOR15B	True	G16	PUDC_B-controlled
IOR15B/D12	I/O	3	bus3	none	D12	Comp_of_IOR15A	True	H17	PUDC_B-controlled
IOR17A/GCLKT_4/MODE1	I/O	3	bus3	none	GCLKT_4/MODE1	True_of_IOR17B	True	G18	pull up
IOR17B/GCLKC_4/D10	I/O	3	bus3	none	GCLKC_4/D10	Comp_of_IOR17A	True	H18	PUDC_B-controlled
IOR1A/TCK	I/O	12		none	TCK		none	C17	pull up
IOR1B/TDI	I/O	12		none	TDI		none	B18	pull up
IOR20A/D01/MI2	I/O	4	bus4	DQ4	D01/MI2	True_of_IOR20B	True	H15	PUDC_B-controlled
IOR20B/D02/MI3	I/O	4	bus4	DQ4	D02/MI3	Comp_of_IOR20A	True	J16	PUDC_B-controlled
IOR22A	I/O	4	bus4	DQ4		True_of_IOR22B	True	H13	PUDC_B-controlled
IOR22B	I/O	4	bus4	DQ4		Comp_of_IOR22A	True	H12	PUDC_B-controlled
IOR24A	I/O	4	bus4	DQ4		True_of_IOR24B	True	K12	PUDC_B-controlled
IOR24B	I/O	4	bus4	DQ4		Comp_of_IOR24A	True	J13	PUDC_B-controlled
IOR26A	I/O	4	bus4	DQS4		True_of_IOR26B	True	K18	PUDC_B-controlled
IOR26B	I/O	4	bus4	DQS4		Comp_of_IOR26A	True	K17	PUDC_B-controlled
IOR30A	I/O	4	bus4	DQ4		True_of_IOR30B	True	K14	PUDC_B-controlled

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324 ^[1]	Termination During Configuration
IOR30B	I/O	4	bus4	DQ4		Comp_of_IOR30A	True	K13	PUDC_B-controlled
IOR32A	I/O	4		DQ4		True_of_IOR32B	True	K16	PUDC_B-controlled
IOR32B	I/O	4		DQ4		Comp_of_IOR32A	True	K15	PUDC_B-controlled
IOR34A/D13	I/O	4		DQ4	D13	True_of_IOR34B	True	L18	PUDC_B-controlled
IOR34B/EMCCLK	I/O	4		DQ4	EMCCLK	Comp_of_IOR34A	True	L17	PUDC_B-controlled
IOR36A/GCLKT_5/RPLL0_T_IN4/RPLL0_T_FB3	I/O	4	bus4	DQ4	GCLKT_5/RPLL0_T_IN4/RPLL0_T_FB3	True_of_IOR36B	True	L16	PUDC_B-controlled
IOR36B/GCLKC_5/RPLL0_C_IN4/RPLL0_C_FB3	I/O	4	bus4	DQ4	GCLKC_5/RPLL0_C_IN4/RPLL0_C_FB3	Comp_of_IOR36A	True	L15	PUDC_B-controlled
IOR3A/TMS	I/O	12		none	TMS		none	D17	pull up
IOR3B/TDO	I/O	12		none	TDO		none	C18	pull up
IOR41A/GCLKT_7/D14	I/O	5	bus4	none	GCLKT_7/D14	True_of_IOR41B	True	L14	PUDC_B-controlled
IOR41B/GCLKC_7/D15	I/O	5	bus4	none	GCLKC_7/D15	Comp_of_IOR41A	True	L13	PUDC_B-controlled
IOR47A/DONE	I/O	5	bus4	none	DONE		none	M18	pull down
IOR56A/RECONFIG_N	I/O	5	bus4	none	RECONFIG_N		none	M16	pull up
IOR57A/GCLKT_6	I/O	5	bus4	DQ5	GCLKT_6	True_of_IOR57B	True	M13	PUDC_B-controlled
IOR57B/GCLKC_6	I/O	5	bus4	DQ5	GCLKC_6	Comp_of_IOR57A	True	L12	PUDC_B-controlled
IOR59A	I/O	5	bus4	DQ5		True_of_IOR59B	True	M14	PUDC_B-controlled
IOR59B	I/O	5	bus4	DQ5		Comp_of_IOR59A	True	N14	PUDC_B-controlled
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	E18	PUDC_B-controlled
IOR5B/MODE0	I/O	3		none	MODE0	Comp_of_IOR5A	True	D18	PUDC_B-controlled
IOR61A/RPLL1_T_IN4/RPLL1_T_FB3/D07/SDA	I/O	5	bus4	DQ5	RPLL1_T_IN4/RPLL1_T_FB3/D07/SDA	True_of_IOR61B	True	N16	PUDC_B-controlled
IOR61B/RPLL1_C_IN4/RPLL1_C_FB3/RDWR_B/SCL	I/O	5	bus4	DQ5	RPLL1_C_IN4/RPLL1_C_FB3/RDWR_B/SCL	Comp_of_IOR61A	True	N15	PUDC_B-controlled
IOR63A/D03/SI/SSI0	I/O	5		DQS5	D03/SI/SSI0	True_of_IOR63B	True	N18	PUDC_B-controlled
IOR63B/D04/SSPI_CS_N	I/O	5		DQS5	D04/SSPI_CS_N	Comp_of_IOR63A	True	N17	PUDC_B-controlled
IOR66A/RPLL1_T_IN3/RPLL1_T_FB4/D05/SO/SSI1	I/O	5	bus4	DQ5	RPLL1_T_IN3/RPLL1_T_FB4/D05/SO/SSI1	True_of_IOR66B	True	P18	PUDC_B-controlled
IOR66B/RPLL1_C_IN3/RPLL1_C_FB4/D06/SSPI_CLK	I/O	5	bus4	DQ5	RPLL1_C_IN3/RPLL1_C_FB4/D06/SSPI_CLK	Comp_of_IOR66A	True	P17	PUDC_B-controlled
IOR68A	I/O	5	bus4	DQ5		True_of_IOR68B	True	P16	PUDC_B-controlled
IOR68B	I/O	5	bus4	DQ5		Comp_of_IOR68A	True	P15	PUDC_B-controlled
IOR70A/D08/SSPI_WPN/SSI2	I/O	5		DQ5	D08/SSPI_WPN/SSI2	True_of_IOR70B	True	R16	PUDC_B-controlled
IOR70B/D09/CLKHOLD_N/SSI3	I/O	5		DQ5	D09/CLKHOLD_N/SSI3	Comp_of_IOR70A	True	R15	PUDC_B-controlled

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324 ^[1]	Termination During Configuration
IOR72A/RPLL1_T_IN2/READY	I/O	5		DQ5	RPLL1_T_IN2/READY	True_of_IOR72B	True	T18	pull down
IOR72B/RPLL1_C_IN2/CSO_B/MCS_N	I/O	5		DQ5	RPLL1_C_IN2/CSO_B/MCS_N	Comp_of_IOR72A	True	T17	PUDC_B-controlled
IOR9A/D00/DIN/MISO/MI1	I/O	3		none	D00/DIN/MISO/MI1	True_of_IOR9B	True	F17	PUDC_B-controlled
IOR9B/CSI_B/MOSI/MIO	I/O	3		none	CSI_B/MOSI/MIO	Comp_of_IOR9A	True	F18	PUDC_B-controlled
IOT102A	I/O	1	bus2	DQ1		True_of_IOT102B	True	F11	PUDC_B-controlled
IOT102B	I/O	1	bus2	DQ1		Comp_of_IOT102A	True	F12	PUDC_B-controlled
IOT104A	I/O	1	bus2	DQ1		True_of_IOT104B	True	C13	PUDC_B-controlled
IOT104B	I/O	1	bus2	DQ1		Comp_of_IOT104A	True	B14	PUDC_B-controlled
IOT106A/GCLKT_0	I/O	1	bus2	DQ1	GCLKT_0	True_of_IOT106B	True	E12	PUDC_B-controlled
IOT106B/GCLKC_0	I/O	1	bus2	DQ1	GCLKC_0	Comp_of_IOT106A	True	E13	PUDC_B-controlled
IOT129A/GCLKT_1	I/O	2	bus0	DQ3	GCLKT_1	True_of_IOT129B	True	C14	PUDC_B-controlled
IOT129B/GCLKC_1	I/O	2	bus0	DQ2	GCLKC_1	Comp_of_IOT129A	True	D14	PUDC_B-controlled
IOT131A	I/O	2	bus0	DQ3		True_of_IOT131B	True	F13	PUDC_B-controlled
IOT131B	I/O	2	bus0	DQ3		Comp_of_IOT131A	True	G13	PUDC_B-controlled
IOT133A	I/O	2	bus0	DQ3		True_of_IOT133B	True	C15	PUDC_B-controlled
IOT133B	I/O	2	bus0	DQ3		Comp_of_IOT133A	True	D15	PUDC_B-controlled
IOT135A	I/O	2	bus0	DQS3		True_of_IOT135B	True	A15	PUDC_B-controlled
IOT135B	I/O	2	bus0	DQS3		Comp_of_IOT135A	True	A16	PUDC_B-controlled
IOT138A	I/O	2	bus0	DQ3		True_of_IOT138B	True	B16	PUDC_B-controlled
IOT138B	I/O	2	bus0	DQ3		Comp_of_IOT138A	True	A17	PUDC_B-controlled
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	D16	PUDC_B-controlled
IOT142B/DOUT	I/O	2	bus0	DQ3	DOUT	Comp_of_IOT142A	True	E16	pull up
IOT91A	I/O	1	bus2	DQ1		True_of_IOT91B	True	F6	PUDC_B-controlled
IOT91B	I/O	1	bus2	DQ1		Comp_of_IOT91A	True	F7	PUDC_B-controlled
IOT93A	I/O	1	bus2	DQ1		True_of_IOT93B	True	F8	PUDC_B-controlled
IOT93B	I/O	1	bus2	DQ1		Comp_of_IOT93A	True	G8	PUDC_B-controlled
IOT95A	I/O	1	bus2	DQ1		True_of_IOT95B	True	F9	PUDC_B-controlled
IOT95B	I/O	1	bus2	DQ1		Comp_of_IOT95A	True	G9	PUDC_B-controlled
IOT97A	I/O	1	bus2	DQ1		True_of_IOT97B	True	F10	PUDC_B-controlled
IOT97B	I/O	1	bus2	DQ1		Comp_of_IOT97A	True	G11	PUDC_B-controlled
IOT99A	I/O	1	bus2	DQS1		True_of_IOT99B	True	A13	PUDC_B-controlled
IOT99B	I/O	1	bus2	DQS1		Comp_of_IOT99A	True	A14	PUDC_B-controlled
ADCTN	DIO	ADC		none			none	F16	
ADCTP	DIO	ADC		none			none	F15	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324 ^[1]	Termination During Configuration
ADCVN	DIO	ADC		none			none	F14	
ADCVP	DIO	ADC		none			none	G14	
M0_CKN	DIO	MIPI		none			none	F2	
M0_CKP	DIO	MIPI		none			none	F1	
M0_D0N	DIO	MIPI		none			none	H2	
M0_D0P	DIO	MIPI		none			none	J1	
M0_D1N	DIO	MIPI		none			none	G1	
M0_D1P	DIO	MIPI		none			none	H1	
M0_D2N	DIO	MIPI		none			none	D1	
M0_D2P	DIO	MIPI		none			none	E1	
M0_D3N	DIO	MIPI		none			none	D2	
M0_D3P	DIO	MIPI		none			none	C1	
M1_D0A	DIO	MIPI		none			none	K2	
M1_D0B	DIO	MIPI		none			none	L1	
M1_D0C	DIO	MIPI		none			none	M1	
M1_D1A	DIO	MIPI		none			none	N2	
M1_D1B	DIO	MIPI		none			none	P2	
M1_D1C	DIO	MIPI		none			none	P1	
M1_D2A	DIO	MIPI		none			none	T2	
M1_D2B	DIO	MIPI		none			none	T1	
M1_D2C	DIO	MIPI		none			none	U1	
Q0_LN0_RXM_I	DIO	Q0		none			none	A2	
Q0_LN0_RXP_I	DIO	Q0		none			none	B2	
Q0_LN0_TXM_O	DIO	Q0		none			none	C4	
Q0_LN0_TXP_O	DIO	Q0		none			none	D4	
Q0_LN1_RXM_I	DIO	Q0		none			none	A5	
Q0_LN1_RXP_I	DIO	Q0		none			none	A4	
Q0_LN1_TXM_O	DIO	Q0		none			none	B6	
Q0_LN1_TXP_O	DIO	Q0		none			none	C6	
Q0_LN2_RXM_I	DIO	Q0		none			none	A8	
Q0_LN2_RXP_I	DIO	Q0		none			none	A7	
Q0_LN2_TXM_O	DIO	Q0		none			none	B9	
Q0_LN2_TXP_O	DIO	Q0		none			none	C9	
Q0_LN3_RXM_I	DIO	Q0		none			none	A11	
Q0_LN3_RXP_I	DIO	Q0		none			none	A10	

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324 ^[1]	Termination During Configuration
Q0_LN3_TXM_O	DIO	Q0		none			none	C11	
Q0_LN3_TXP_O	DIO	Q0		none			none	D11	
Q0_REFCLKM_0	DIO	Q0		none			none	E6	
Q0_REFCLKM_1	DIO	Q0		none			none	D8	
Q0_REFCLKP_0	DIO	Q0		none			none	E7	
Q0_REFCLKP_1	DIO	Q0		none			none	E8	
VCC	Power	N/A						M12	
VCC	Power	N/A						H11	
VCC	Power	N/A						K9	
VCC	Power	N/A						J8	
VCC	Power	N/A						L8	
VCC	Power	N/A						J10	
VCC	Power	N/A						K11	
VCC	Power	N/A						H9	
VCC	Power	N/A						L10	
VCCADC_VDDHAQ0	Power	N/A						B8	
VCCADC_VDDHAQ0	Power	N/A						B10	
VCCADC_VDDHAQ0	Power	N/A						A6	
VCCADC_VDDHAQ0	Power	N/A						B5	
VCCIO1	Power	N/A						E11	
VCCIO1	Power	N/A						B12	
VCCIO10	Power	N/A						M4	
VCCIO10	Power	N/A						R2	
VCCIO10	Power	N/A						J3	
VCCIO10	Power	N/A						J2	
VCCIO11	Power	N/A						J5	
VCCIO11	Power	N/A						H6	
VCCIO11	Power	N/A						G4	
VCCIO11	Power	N/A						E2	
VCCIO12	Power	N/A						E17	
VCCIO2	Power	N/A						B15	
VCCIO2	Power	N/A						G15	
VCCIO3	Power	N/A						H16	
VCCIO3	Power	N/A						J17	
VCCIO4	Power	N/A						J18	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324 ^[1]	Termination During Configuration
VCCIO4	Power	N/A						J14	
VCCIO5	Power	N/A						R17	
VCCIO5	Power	N/A						M15	
VCCIO6_7	Power	N/A						U14	
VCCIO6_7	Power	N/A						R12	
VCCIO8	Power	N/A						P9	
VCCIO8	Power	N/A						U9	
VCCIO9	Power	N/A						R6	
VCCIO9	Power	N/A						N7	
VCCIO9	Power	N/A						U4	
VCCIO9	Power	N/A						P5	
VCCX	Power	N/A						J12	
VCCX	Power	N/A						E14	
VCCX	Power	N/A						P10	
VCCX	Power	N/A						B17	
VCCX	Power	N/A						P14	
VCCX	Power	N/A						E9	
VCCX	Power	N/A						G10	
VCCX	Power	N/A						B1	
VCCX	Power	N/A						M9	
VDD12M	Power	N/A						V4	
VDDAM_VDDDM	Power	N/A						L2	
VDDAM_VDDDM	Power	N/A						F3	
VDDAM_VDDDM	Power	N/A						G7	
VDDAM_VDDDM	Power	N/A						P3	
VDDAM_VDDDM	Power	N/A						N1	
VDDAM_VDDDM	Power	N/A						U2	
VDDAM_VDDDM	Power	N/A						C2	
VDDAM_VDDDM	Power	N/A						M7	
VDDAM_VDDDM	Power	N/A						H3	
VDDAQ0	Power	N/A						C5	
VDDAQ0	Power	N/A						B4	
VDDAQ0	Power	N/A						A3	
VDDAQ0	Power	N/A						D3	
VDDAQ0	Power	N/A						D7	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324 ^[1]	Termination During Configuration
VDDAQ0	Power	N/A						C7	
VDDTQ0	Power	N/A						B11	
VDDTQ0	Power	N/A						A12	
VDDTQ0	Power	N/A						D13	
VDDTQ0	Power	N/A						E10	
VDDTQ0	Power	N/A						D9	
VDDXM	Power	N/A						E5	
VDDXM	Power	N/A						K7	
VEFUSE	Power	N/A						L11	
VSS	Ground	N/A						A1	
VSS	Ground	N/A						A18	
VSS	Ground	N/A						C16	
VSS	Ground	N/A						E15	
VSS	Ground	N/A						G12	
VSS	Ground	N/A						G17	
VSS	Ground	N/A						G2	
VSS	Ground	N/A						G5	
VSS	Ground	N/A						H10	
VSS	Ground	N/A						H8	
VSS	Ground	N/A						J11	
VSS	Ground	N/A						J15	
VSS	Ground	N/A						J4	
VSS	Ground	N/A						J9	
VSS	Ground	N/A						K10	
VSS	Ground	N/A						K8	
VSS	Ground	N/A						L9	
VSS	Ground	N/A						M17	
VSS	Ground	N/A						M2	
VSS	Ground	N/A						M6	
VSS	Ground	N/A						N13	
VSS	Ground	N/A						R1	
VSS	Ground	N/A						R14	
VSS	Ground	N/A						R18	
VSS	Ground	N/A						R4	
VSS	Ground	N/A						R9	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324 ^[1]	Termination During Configuration
VSS	Ground	N/A						T16	
VSS	Ground	N/A						U12	
VSS	Ground	N/A						U6	
VSS	Ground	N/A						V1	
VSS	Ground	N/A						V18	
VSS	Ground	N/A						B13	
VSS	Ground	N/A						K1	
VSS	Ground	N/A						K3	
VSS	Ground	N/A						N3	
VSS	Ground	N/A						T3	
VSS	Ground	N/A						E4	
VSS	Ground	N/A						D12	
VSS	Ground	N/A						B7	
VSS	Ground	N/A						C3	
VSS	Ground	N/A						D10	
VSS	Ground	N/A						D5	
VSS	Ground	N/A						B3	
VSS	Ground	N/A						C8	
VSS	Ground	N/A						C12	
VSS	Ground	N/A						D6	
VSS	Ground	N/A						C10	
VSS	Ground	N/A						A9	

Note!

^[1] LV version

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	CS234 ^[1]	Termination During Configuration
IOB18A	I/O	9	bus4	DQ11		True_of_IOB18B	True	F16	PUDC_B-controlled
IOB18B	I/O	9	bus4	DQ11		Comp_of_IOB18A	True	F17	PUDC_B-controlled
IOB20A	I/O	9	bus4	DQ11		True_of_IOB20B	True	G15	PUDC_B-controlled
IOB20B	I/O	9	bus4	DQ11		Comp_of_IOB20A	True	G16	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	F15	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	E15	PUDC_B-controlled
IOB24A	I/O	9	bus4	DQ11		True_of_IOB24B	True	H15	PUDC_B-controlled
IOB24B	I/O	9	bus4	DQ11		Comp_of_IOB24A	True	J15	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	G14	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	F14	PUDC_B-controlled
IOB29A	I/O	9	bus4	DQ11		True_of_IOB29B	True	H14	PUDC_B-controlled
IOB29B	I/O	9	bus4	DQ11		Comp_of_IOB29A	True	J14	PUDC_B-controlled
IOB31A/GCLKT_14	I/O	9	bus4	DQ11	GCLKT_14	True_of_IOB31B	True	E13	PUDC_B-controlled
IOB31B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB31A	True	F13	PUDC_B-controlled
IOB33A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB33B	True	G13	PUDC_B-controlled
IOB33B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB33A	True	H13	PUDC_B-controlled
IOB38A/GCLKT_13	I/O	9	bus4	DQ10	GCLKT_13	True_of_IOB38B	True	N14	PUDC_B-controlled
IOB38B/GCLKC_13	I/O	9	bus4	DQ10	GCLKC_13	Comp_of_IOB38A	True	N15	PUDC_B-controlled
IOB40A/GCLKT_12	I/O	9	bus4	DQ10	GCLKT_12	True_of_IOB40B	True	K15	PUDC_B-controlled
IOB40B/GCLKC_12	I/O	9	bus4	DQ10	GCLKC_12	Comp_of_IOB40A	True	L15	PUDC_B-controlled
IOB42A	I/O	9	bus4	DQ10		True_of_IOB42B	True	M14	PUDC_B-controlled
IOB42B	I/O	9	bus4	DQ10		Comp_of_IOB42A	True	M15	PUDC_B-controlled
IOB44A	I/O	9	bus4	DQS10		True_of_IOB44B	True	L14	PUDC_B-controlled
IOB44B	I/O	9	bus4	DQS10		Comp_of_IOB44A	True	K14	PUDC_B-controlled
IOB48A	I/O	9	bus4	DQ10		True_of_IOB48B	True	N13	PUDC_B-controlled
IOB48B	I/O	9	bus4	DQ10		Comp_of_IOB48A	True	N12	PUDC_B-controlled
IOB50A	I/O	9	bus4	DQ10/DQ S_910		True_of_IOB50B	True	M13	PUDC_B-controlled
IOB50B	I/O	9	bus4	DQ10/DQ S_910		Comp_of_IOB50A	True	M12	PUDC_B-controlled
IOB52A	I/O	9	bus4	DQ10		True_of_IOB52B	True	L12	PUDC_B-controlled
IOB52B	I/O	9	bus4	DQ10		Comp_of_IOB52A	True	L13	PUDC_B-controlled
IOB54A	I/O	9	bus4	DQ10		True_of_IOB54B	True	K13	PUDC_B-controlled
IOB54B	I/O	9	bus4	DQ10		Comp_of_IOB54A	True	K12	PUDC_B-controlled
IOB56A	I/O	9	bus4	DQ9		True_of_IOB56B	True	J12	PUDC_B-controlled

Note!									
^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	CS234 ^[1]	Termination During Configuration
IOB56B	I/O	9	bus4	DQ10		Comp_of_IOB56A	True	J13	PUDC_B-controlled
IOB58A	I/O	9	bus4	DQ9		True_of_IOB58B	True	J11	PUDC_B-controlled
IOB58B	I/O	9	bus4	DQ9		Comp_of_IOB58A	True	K11	PUDC_B-controlled
IOB60A	I/O	9	bus4	DQ9		True_of_IOB60B	True	J10	PUDC_B-controlled
IOB60B	I/O	9	bus4	DQ9		Comp_of_IOB60A	True	K10	PUDC_B-controlled
IOB62A	I/O	9	bus4	DQS9		True_of_IOB62B	True	J9	PUDC_B-controlled
IOB62B	I/O	9	bus4	DQS9		Comp_of_IOB62A	True	K9	PUDC_B-controlled
IOB65A	I/O	9	bus4	DQ9		True_of_IOB65B	True	M11	PUDC_B-controlled
IOB65B	I/O	9	bus4	DQ9		Comp_of_IOB65A	True	N11	PUDC_B-controlled
IOB67A/BPLL1_T_IN2	I/O	9	bus4	DQ9	BPLL1_T_IN2	True_of_IOB67B	True	L11	PUDC_B-controlled
IOB67B/BPLL1_C_IN2	I/O	9	bus4	DQ9	BPLL1_C_IN2	Comp_of_IOB67A	True	L10	PUDC_B-controlled
IOB69A	I/O	9	bus4	DQ9		True_of_IOB69B	True	M10	PUDC_B-controlled
IOB69B	I/O	9	bus4	DQ9		Comp_of_IOB69A	True	N10	PUDC_B-controlled
IOB71A/BPLL1_T_IN3/BPLL1_T_FB4	I/O	9	bus4	DQ9	BPLL1_T_IN3/BPLL1_T_FB4	True_of_IOB71B	True	M9	PUDC_B-controlled
IOB71B/BPLL1_C_IN3/BPLL1_C_FB4	I/O	9	bus4	DQ9	BPLL1_C_IN3/BPLL1_C_FB4	Comp_of_IOB71A	True	N9	PUDC_B-controlled
IOL66A/LPLL1_T_IN3/LPLL1_T_FB4/PUDC_B	I/O	10	bus2	none	LPLL1_T_IN3/LPLL1_T_FB4/PUDC_B	True_of_IOL66B	True	J16	Pull down
IOL66B/LPLL1_C_IN3/LPLL1_C_FB4	I/O	10	bus2	none	LPLL1_C_IN3/LPLL1_C_FB4	Comp_of_IOL66A	True	L16	PUDC_B-controlled
IOR15A/D11	I/O	3	bus3	none	D11	True_of_IOR15B	True	M2	PUDC_B-controlled
IOR15B/D12	I/O	3	bus3	none	D12	Comp_of_IOR15A	True	N2	PUDC_B-controlled
IOR17A/GCLKT_4/MODE1	I/O	3	bus3	none	GCLKT_4/MODE1	True_of_IOR17B	True	N1	Pull up
IOR17B/GCLKC_4/D10	I/O	3	bus3	none	GCLKC_4/D10	Comp_of_IOR17A	True	M1	PUDC_B-controlled
IOR1A/TCK	I/O	12		none	TCK		none	E3	Pull up
IOR1B/TDI	I/O	12		none	TDI		none	E2	Pull up
IOR20A/D01/MI2	I/O	4	bus4	DQ4	D01/MI2	True_of_IOR20B	True	H4	PUDC_B-controlled
IOR20B/D02/MI3	I/O	4	bus4	DQ4	D02/MI3	Comp_of_IOR20A	True	H5	PUDC_B-controlled
IOR22A	I/O	4	bus4	DQ4		True_of_IOR22B	True	J4	PUDC_B-controlled
IOR22B	I/O	4	bus4	DQ4		Comp_of_IOR22A	True	J5	PUDC_B-controlled
IOR24A	I/O	4	bus4	DQ4		True_of_IOR24B	True	K7	PUDC_B-controlled
IOR24B	I/O	4	bus4	DQ4		Comp_of_IOR24A	True	J7	PUDC_B-controlled
IOR26A	I/O	4	bus4	DQS4		True_of_IOR26B	True	L6	PUDC_B-controlled
IOR26B	I/O	4	bus4	DQS4		Comp_of_IOR26A	True	K6	PUDC_B-controlled
IOR30A	I/O	4	bus4	DQ4		True_of_IOR30B	True	J3	PUDC_B-controlled
IOR30B	I/O	4	bus4	DQ4		Comp_of_IOR30A	True	H3	PUDC_B-controlled
IOR32A	I/O	4		DQ4		True_of_IOR32B	True	L5	PUDC_B-controlled

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	CS234 ^[1]	Termination During Configuration
IOR32B	I/O	4		DQ4		Comp_of_IOR32A	True	K5	PUDC_B-controlled
IOR34A/D13	I/O	4		DQ4	D13	True_of_IOR34B	True	K4	PUDC_B-controlled
IOR34B/EMCCLK	I/O	4		DQ4	EMCCLK	Comp_of_IOR34A	True	L4	PUDC_B-controlled
IOR36A/GCLKT_5/RPLL0_T_IN4/RPLL0_T_FB3	I/O	4	bus4	DQ4	GCLKT_5/RPLL0_T_IN4/RPLL0_T_FB3	True_of_IOR36B	True	J1	PUDC_B-controlled
IOR36B/GCLKC_5/RPLL0_C_IN4/RPLL0_C_FB3	I/O	4	bus4	DQ4	GCLKC_5/RPLL0_C_IN4/RPLL0_C_FB3	Comp_of_IOR36A	True	J2	PUDC_B-controlled
IOR3A/TMS	I/O	12		none	TMS		none	F1	Pull up
IOR3B/TDO	I/O	12		none	TDO		none	E1	Pull up
IOR41A/GCLKT_7/D14	I/O	5	bus4	none	GCLKT_7/D14	True_of_IOR41B	True	L3	PUDC_B-controlled
IOR41B/GCLKC_7/D15	I/O	5	bus4	none	GCLKC_7/D15	Comp_of_IOR41A	True	K3	PUDC_B-controlled
IOR47A/DONE	I/O	5	bus4	none	DONE		none	K2	Pull down
IOR56A/RECONFIG_N	I/O	5	bus4	none	RECONFIG_N		none	K1	pull up
IOR57A/GCLKT_6	I/O	5	bus4	DQ5	GCLKT_6	True_of_IOR57B	True	J8	PUDC_B-controlled
IOR57B/GCLKC_6	I/O	5	bus4	DQ5	GCLKC_6	Comp_of_IOR57A	True	K8	PUDC_B-controlled
IOR59A	I/O	5	bus4	DQ5		True_of_IOR59B	True	L7	PUDC_B-controlled
IOR59B	I/O	5	bus4	DQ5		Comp_of_IOR59A	True	L8	PUDC_B-controlled
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	G2	PUDC_B-controlled
IOR5B/MODE0	I/O	3		none	MODE0	Comp_of_IOR5A	True	G1	PUDC_B-controlled
IOR61A/RPLL1_T_IN4/RPLL1_T_FB3/D07/SDA	I/O	5	bus4	DQ5	RPLL1_T_IN4/RPLL1_T_FB3/D07/SDA	True_of_IOR61B	True	M8	PUDC_B-controlled
IOR61B/RPLL1_C_IN4/RPLL1_C_FB3/RDWR_B/SCL	I/O	5	bus4	DQ5	RPLL1_C_IN4/RPLL1_C_FB3/RDWR_B/SCL	Comp_of_IOR61A	True	N8	PUDC_B-controlled
IOR63A/D03/SI/SSI0	I/O	5		DQS5	D03/SI/SSI0	True_of_IOR63B	True	M7	PUDC_B-controlled
IOR63B/D04/SSPI_CS_N	I/O	5		DQS5	D04/SSPI_CS_N	Comp_of_IOR63A	True	N7	PUDC_B-controlled
IOR66A/RPLL1_T_IN3/RPLL1_T_FB4/D05/SO/SSI1	I/O	5	bus4	DQ5	RPLL1_T_IN3/RPLL1_T_FB4/D05/SO/SSI1	True_of_IOR66B	True	M6	PUDC_B-controlled
IOR66B/RPLL1_C_IN3/RPLL1_C_FB4/D06/SSPI_CLK	I/O	5	bus4	DQ5	RPLL1_C_IN3/RPLL1_C_FB4/D06/SSPI_CLK	Comp_of_IOR66A	True	N6	PUDC_B-controlled
IOR68A	I/O	5	bus4	DQ5		True_of_IOR68B	True	M5	PUDC_B-controlled
IOR68B	I/O	5	bus4	DQ5		Comp_of_IOR68A	True	N5	PUDC_B-controlled
IOR70A/D08/SSPI_WPN/SSI2	I/O	5		DQ5	D08/SSPI_WPN/SSI2	True_of_IOR70B	True	M4	PUDC_B-controlled
IOR70B/D09/CLKHOLD_N/SSI3	I/O	5		DQ5	D09/CLKHOLD_N/SSI3	Comp_of_IOR70A	True	N4	PUDC_B-controlled
IOR72A/RPLL1_T_IN2/READY	I/O	5		DQ5	RPLL1_T_IN2/READY	True_of_IOR72B	True	M3	Pull down
IOR72B/RPLL1_C_IN2/CSO_B/MCS_N	I/O	5		DQ5	RPLL1_C_IN2/CSO_B/MCS_N	Comp_of_IOR72A	True	N3	PUDC_B-controlled

Note!

^[1] LV version

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	CS234 ^[1]	Termination During Configuration
IOR9A/D00/DIN/MISO/MI1	I/O	3		none	D00/DIN/MISO/MI1	True_of_IOR9B	True	H1	PUDC_B-controlled
IOR9B/CSI_B/MOSI/MIO	I/O	3		none	CSI_B/MOSI/MIO	Comp_of_IOR9A	True	H2	PUDC_B-controlled
IOT111A	I/O	2	bus1	DQ2		True_of_IOT111B	True	F8	PUDC_B-controlled
IOT111B	I/O	2	bus1	DQ2		Comp_of_IOT111A	True	G8	PUDC_B-controlled
IOT113A/Q0REF_T_IN1	I/O	2	bus1	DQ2	Q0REF_T_IN1	True_of_IOT113B	True	E7	PUDC_B-controlled
IOT113B/Q0REF_C_IN1	I/O	2	bus1	DQ2	Q0REF_C_IN1	Comp_of_IOT113A	True	F7	PUDC_B-controlled
IOT115A/GCLKT_3	I/O	2	bus1	DQ2	GCLKT_3	True_of_IOT115B	True	F6	PUDC_B-controlled
IOT115B/GCLKC_3	I/O	2	bus1	DQ2	GCLKC_3	Comp_of_IOT115A	True	G6	PUDC_B-controlled
IOT117A	I/O	2	bus1	DQS2		True_of_IOT117B	True	G7	PUDC_B-controlled
IOT117B	I/O	2	bus1	DQS2		Comp_of_IOT117A	True	H7	PUDC_B-controlled
IOT120A/GCLKT_2	I/O	2	bus1	DQ2	GCLKT_2	True_of_IOT120B	True	G5	PUDC_B-controlled
IOT120B/GCLKC_2	I/O	2	bus1	DQ2	GCLKC_2	Comp_of_IOT120A	True	G4	PUDC_B-controlled
IOT122A	I/O	2	bus1	DQ2		True_of_IOT122B	True	E5	PUDC_B-controlled
IOT122B	I/O	2	bus1	DQ2		Comp_of_IOT122A	True	F5	PUDC_B-controlled
IOT124A	I/O	2	bus1	DQ2		True_of_IOT124B	True	F4	PUDC_B-controlled
IOT124B	I/O	2	bus1	DQ2		Comp_of_IOT124A	True	F3	PUDC_B-controlled
IOT126A	I/O	2	bus1	DQ2		True_of_IOT126B	True	D4	PUDC_B-controlled
IOT126B	I/O	2	bus1	DQ2		Comp_of_IOT126A	True	E4	PUDC_B-controlled
IOT129A	I/O	2	bus0	DQ3		True_of_IOT129B	True	A5	PUDC_B-controlled
IOT129B	I/O	2	bus0	DQ2		Comp_of_IOT129A	True	B5	PUDC_B-controlled
IOT131A	I/O	2	bus0	DQ3		True_of_IOT131B	True	A4	PUDC_B-controlled
IOT131B	I/O	2	bus0	DQ3		Comp_of_IOT131A	True	B4	PUDC_B-controlled
IOT133A	I/O	2	bus0	DQ3		True_of_IOT133B	True	C4	PUDC_B-controlled
IOT133B	I/O	2	bus0	DQ3		Comp_of_IOT133A	True	C5	PUDC_B-controlled
IOT135A	I/O	2	bus0	DQS3		True_of_IOT135B	True	B3	PUDC_B-controlled
IOT135B	I/O	2	bus0	DQS3		Comp_of_IOT135A	True	A3	PUDC_B-controlled
IOT138A	I/O	2	bus0	DQ3		True_of_IOT138B	True	D3	PUDC_B-controlled
IOT138B	I/O	2	bus0	DQ3		Comp_of_IOT138A	True	C3	PUDC_B-controlled
IOT140A	I/O	2	bus0	DQ3		True_of_IOT140B	True	C2	PUDC_B-controlled
IOT140B	I/O	2	bus0	DQ3		Comp_of_IOT140A	True	D2	PUDC_B-controlled
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	B2	PUDC_B-controlled
IOT142B/DOUT	I/O	2	bus0	DQ3	DOUT	Comp_of_IOT142A	True	A2	Pull up
IOT144A	I/O	2	bus0	DQ3		True_of_IOT144B	True	D1	PUDC_B-controlled
IOT144B	I/O	2	bus0	DQ3		Comp_of_IOT144A	True	C1	PUDC_B-controlled
IOT146A/TPLL1_T_IN4/TPLL1_T_FB3	I/O	2	bus0	DQ3	TPLL1_T_IN4/TPLL1_T_FB3	True_of_IOT146B	True	A1	PUDC_B-controlled

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	CS234 ^[1]	Termination During Configuration
IOT146B/TPLL1_C_IN4/TPLL1_C_FB3	I/O	2	bus0	DQ3	TPLL1_C_IN4/TPLL1_C_FB3	Comp_of_IOT146A	True	B1	PUDC_B-controlled
M0_CKN	DIO	MIPI		none			none	C17	
M0_CKP	DIO	MIPI		none			none	C18	
M0_D0N	DIO	MIPI		none			none	E17	
M0_D0P	DIO	MIPI		none			none	E18	
M0_D1N	DIO	MIPI		none			none	D18	
M0_D1P	DIO	MIPI		none			none	D17	
M0_D2N	DIO	MIPI		none			none	B17	
M0_D2P	DIO	MIPI		none			none	B18	
M0_D3N	DIO	MIPI		none			none	A17	
M0_D3P	DIO	MIPI		none			none	A18	
M1_D0A	DIO	MIPI		none			none	H17	
M1_D0B	DIO	MIPI		none			none	H18	
M1_D0C	DIO	MIPI		none			none	G18	
M1_D1A	DIO	MIPI		none			none	K17	
M1_D1B	DIO	MIPI		none			none	L18	
M1_D1C	DIO	MIPI		none			none	K18	
M1_D2A	DIO	MIPI		none			none	M17	
M1_D2B	DIO	MIPI		none			none	N17	
M1_D2C	DIO	MIPI		none			none	N18	
Q0_LN0_RXM_I	DIO	Q0		none			none	C14	
Q0_LN0_RXP_I	DIO	Q0		none			none	D14	
Q0_LN0_TXM_O	DIO	Q0		none			none	A15	
Q0_LN0_TXP_O	DIO	Q0		none			none	B15	
Q0_LN1_RXM_I	DIO	Q0		none			none	C12	
Q0_LN1_RXP_I	DIO	Q0		none			none	D12	
Q0_LN1_TXM_O	DIO	Q0		none			none	A13	
Q0_LN1_TXP_O	DIO	Q0		none			none	B13	
Q0_LN2_RXM_I	DIO	Q0		none			none	C8	
Q0_LN2_RXP_I	DIO	Q0		none			none	D8	
Q0_LN2_TXM_O	DIO	Q0		none			none	A9	
Q0_LN2_TXP_O	DIO	Q0		none			none	B9	
Q0_LN3_RXM_I	DIO	Q0		none			none	C6	
Q0_LN3_RXP_I	DIO	Q0		none			none	D6	
Q0_LN3_TXM_O	DIO	Q0		none			none	A7	

Note!									
[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	CS234 ^[1]	Termination During Configuration
Q0_LN3_TXP_O	DIO	Q0		none			none	B7	
Q0_REFCLKM_0	DIO	Q0		none			none	A11	
Q0_REFCLKM_1	DIO	Q0		none			none	C10	
Q0_REFCLKP_0	DIO	Q0		none			none	B11	
Q0_REFCLKP_1	DIO	Q0		none			none	D10	
Q0_REFRES_I	DIO	Q0		none			none	B12	
VCC_VDDDM	Power	N/A						H11	
VCC_VDDDM	Power	N/A						G9	
VCC_VDDDM	Power	N/A						F9	
VCC_VDDDM	Power	N/A						G12	
VCC_VDDDM	Power	N/A						E11	
VCC_VDDDM	Power	N/A						H10	
VCC_VDDDM	Power	N/A						E10	
VCC_VDDDM	Power	N/A						F12	
VCCADC_VDDHAQ0	Power	N/A						A8	
VCCADC_VDDHAQ0	Power	N/A						A12	
VCCX	Power	N/A						H12	
VCCX	Power	N/A						E9	
VCCX	Power	N/A						E12	
VCCX	Power	N/A						H9	
VCCIO10	Power	N/A						K16	
VCCIO12	Power	N/A						F2	
VCCIO2	Power	N/A						E6	
VCCIO2	Power	N/A						E8	
VCCIO3	Power	N/A						L2	
VCCIO3	Power	N/A						G3	
VCCIO4	Power	N/A						H6	
VCCIO4	Power	N/A						J6	
VCCIO5	Power	N/A						H8	
VCCIO5	Power	N/A						L9	
VCCIO9	Power	N/A						E14	
VCCIO9	Power	N/A						H16	
VCCIO9	Power	N/A						M16	
VDD12M	Power	N/A						N16	
VDDAM	Power	N/A						E16	

Note! ^[1] LV version									
Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	CS234 ^[1]	Termination During Configuration
VDDAM	Power	N/A						F18	
VDDAM	Power	N/A						M18	
VDDAM	Power	N/A						D16	
VDDAQ0	Power	N/A						C11	
VDDAQ0	Power	N/A						C15	
VDDAQ0	Power	N/A						B6	
VDDAQ0	Power	N/A						D9	
VDDAQ0	Power	N/A						C7	
VDDAQ0	Power	N/A						D13	
VDDTQ0	Power	N/A						B14	
VDDTQ0	Power	N/A						B10	
VDDXM	Power	N/A						B16	
VDDXM	Power	N/A						J18	
VDDXM	Power	N/A						A16	
VDDXM	Power	N/A						G17	
VEFUSE	Power	N/A						L1	
VSS	Ground	N/A						A6	
VSS	Ground	N/A						A10	
VSS	Ground	N/A						A14	
VSS	Ground	N/A						B8	
VSS	Ground	N/A						C9	
VSS	Ground	N/A						C13	
VSS	Ground	N/A						C16	
VSS	Ground	N/A						D5	
VSS	Ground	N/A						D7	
VSS	Ground	N/A						D11	
VSS	Ground	N/A						D15	
VSS	Ground	N/A						F10	
VSS	Ground	N/A						F11	
VSS	Ground	N/A						G10	
VSS	Ground	N/A						G11	
VSS	Ground	N/A						J17	
VSS	Ground	N/A						L17	

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A	Termination During Configuration
BANK11 True LVDS Pair									
IOL23A	I/O	11		none		True_of_IOL23B	True	B1	PUDC_B-controlled
IOL23B	I/O	11		none		Comp_of_IOL23A	True	A1	PUDC_B-controlled
IOL25A	I/O	11		none		True_of_IOL25B	True	C2	PUDC_B-controlled
IOL25B	I/O	11		none		Comp_of_IOL25A	True	B2	PUDC_B-controlled
IOL27A	I/O	11	bus2	none		True_of_IOL27B	True	E1	PUDC_B-controlled
IOL27B	I/O	11	bus2	none		Comp_of_IOL27A	True	D1	PUDC_B-controlled
IOL29A	I/O	11	bus2	none		True_of_IOL29B	True	E2	PUDC_B-controlled
IOL29B	I/O	11	bus2	none		Comp_of_IOL29A	True	D2	PUDC_B-controlled
IOL31A	I/O	11	bus2	none		True_of_IOL31B	True	G1	PUDC_B-controlled
IOL31B	I/O	11	bus2	none		Comp_of_IOL31A	True	F1	PUDC_B-controlled
IOL33A	I/O	11	bus2	none		True_of_IOL33B	True	F3	PUDC_B-controlled
IOL33B	I/O	11	bus2	none		Comp_of_IOL33A	True	E3	PUDC_B-controlled
IOL35A/LPLL0_T_IN0/LPLL0_T_FB0	I/O	11	bus2	none	LPLL0_T_IN0/LPLL0_T_FB0	True_of_IOL35B	True	K1	PUDC_B-controlled
IOL35B/LPLL0_C_IN0/LPLL0_C_FB0	I/O	11	bus2	none	LPLL0_C_IN0/LPLL0_C_FB0	Comp_of_IOL35A	True	J1	PUDC_B-controlled
IOL37A	I/O	11		none		True_of_IOL37B	True	H2	PUDC_B-controlled
IOL37B	I/O	11		none		Comp_of_IOL37A	True	G2	PUDC_B-controlled
IOL39A	I/O	11	bus2	none		True_of_IOL39B	True	K2	PUDC_B-controlled
IOL39B	I/O	11	bus2	none		Comp_of_IOL39A	True	J2	PUDC_B-controlled
IOL41A	I/O	11	bus2	none		True_of_IOL41B	True	J5	PUDC_B-controlled
IOL41B	I/O	11	bus2	none		Comp_of_IOL41A	True	H5	PUDC_B-controlled
IOL43A/GCLKT_19/LPLL0_T_IN1/LPLL0_T_FB1	I/O	11	bus2	none	GCLKT_19/LPLL0_T_IN1/LPLL0_T_FB1	True_of_IOL43B	True	H3	PUDC_B-controlled
IOL43B/GCLKC_19/LPLL0_C_IN1/LPLL0_C_FB1	I/O	11	bus2	none	GCLKC_19/LPLL0_C_IN1/LPLL0_C_FB1	Comp_of_IOL43A	True	G3	PUDC_B-controlled
IOL45A/GCLKT_18	I/O	11	bus2	none	GCLKT_18	True_of_IOL45B	True	H4	PUDC_B-controlled
IOL45B/GCLKC_18	I/O	11	bus2	none	GCLKC_18	Comp_of_IOL45A	True	G4	PUDC_B-controlled
BANK10 True LVDS Pair									
IOL48A/GCLKT_17	I/O	10	bus2	none	GCLKT_17	True_of_IOL48B	True	K4	PUDC_B-controlled
IOL48B/GCLKC_17	I/O	10	bus2	none	GCLKC_17	Comp_of_IOL48A	True	J4	PUDC_B-controlled
IOL50A/GCLKT_16	I/O	10	bus2	none	GCLKT_16	True_of_IOL50B	True	L3	PUDC_B-controlled
IOL50B/GCLKC_16	I/O	10	bus2	none	GCLKC_16	Comp_of_IOL50A	True	K3	PUDC_B-controlled
IOL52A	I/O	10	bus2	none		True_of_IOL52B	True	M1	PUDC_B-controlled
IOL52B	I/O	10	bus2	none		Comp_of_IOL52A	True	L1	PUDC_B-controlled
IOL54A	I/O	10	bus2	none		True_of_IOL54B	True	M3	PUDC_B-controlled
IOL54B	I/O	10	bus2	none		Comp_of_IOL54A	True	M2	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A	Termination During Configuration
IOL57A	I/O	10	bus2	none		True_of_IOL57B	True	K6	PUDC_B-controlled
IOL57B	I/O	10	bus2	none		Comp_of_IOL57A	True	J6	PUDC_B-controlled
IOL59A	I/O	10	bus2	none		True_of_IOL59B	True	L5	PUDC_B-controlled
IOL59B	I/O	10	bus2	none		Comp_of_IOL59A	True	L4	PUDC_B-controlled
IOL61A	I/O	10	bus2	none		True_of_IOL61B	True	N4	PUDC_B-controlled
IOL61B	I/O	10	bus2	none		Comp_of_IOL61A	True	N3	PUDC_B-controlled
IOL63A/LPLL1_T_IN0	I/O	10		none	LPLL1_T_IN0	True_of_IOL63B	True	R1	PUDC_B-controlled
IOL63B/LPLL1_C_IN0	I/O	10		none	LPLL1_C_IN0	Comp_of_IOL63A	True	P1	PUDC_B-controlled
IOL66A/LPLL1_T_IN1/LPLL1_T_FB0	I/O	10	bus2	none	LPLL1_T_IN1/LPLL1_T_FB0	True_of_IOL66B	True	P5	PUDC_B-controlled
IOL66B/LPLL1_C_IN1/LPLL1_C_FB0	I/O	10	bus2	none	LPLL1_C_IN1/LPLL1_C_FB0	Comp_of_IOL66A	True	P4	PUDC_B-controlled
IOL68A/LPLL1_T_IN2/LPLL1_T_FB0	I/O	10	bus2	none	LPLL1_T_IN2/LPLL1_T_FB0	True_of_IOL68B	True	P2	PUDC_B-controlled
IOL68B/LPLL1_C_IN2/LPLL1_C_FB0	I/O	10	bus2	none	LPLL1_C_IN2/LPLL1_C_FB0	Comp_of_IOL68A	True	N2	PUDC_B-controlled
IOL70A/BPLL0_T_IN0	I/O	10	bus2	none	BPLL0_T_IN0	True_of_IOL70B	True	M6	PUDC_B-controlled
IOL70B/BPLL0_C_IN0	I/O	10	bus2	none	BPLL0_C_IN0	Comp_of_IOL70A	True	M5	PUDC_B-controlled
IOL72A	I/O	10		none		True_of_IOL72B	True	P6	PUDC_B-controlled
IOL72B	I/O	10		none		Comp_of_IOL72A	True	N5	PUDC_B-controlled
BANK9 True LVDS Pair									
IOB12A	I/O	9		DQS12		True_of_IOB12B	True	R3	PUDC_B-controlled
IOB12B	I/O	9		DQS12		Comp_of_IOB12A	True	R2	PUDC_B-controlled
IOB14A	I/O	9		DQ12		True_of_IOB14B	True	W1	PUDC_B-controlled
IOB14B	I/O	9		DQ12		Comp_of_IOB14A	True	Y1	PUDC_B-controlled
IOB16A	I/O	9	bus4	DQ12		True_of_IOB16B	True	U3	PUDC_B-controlled
IOB16B	I/O	9	bus4	DQ12		Comp_of_IOB16A	True	V3	PUDC_B-controlled
IOB18A	I/O	9	bus4	DQ11		True_of_IOB18B	True	AB12	PUDC_B-controlled
IOB18B	I/O	9	bus4	DQ11		Comp_of_IOB18A	True	AB11	PUDC_B-controlled
IOB1A	I/O	9	bus4	DQ12		True_of_IOB1B	True	AA9	PUDC_B-controlled
IOB1B	I/O	9	bus4	DQ12		Comp_of_IOB1A	True	AA10	PUDC_B-controlled
IOB20A	I/O	9	bus4	DQ11		True_of_IOB20B	True	AA11	PUDC_B-controlled
IOB20B	I/O	9	bus4	DQ11		Comp_of_IOB20A	True	Y11	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	AA1	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	AB1	PUDC_B-controlled
IOB24A	I/O	9	bus4	DQ11		True_of_IOB24B	True	AB3	PUDC_B-controlled
IOB24B	I/O	9	bus4	DQ11		Comp_of_IOB24A	True	AB2	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	Y3	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	AA3	PUDC_B-controlled
IOB29A	I/O	9	bus4	DQ11		True_of_IOB29B	True	AA5	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A	Termination During Configuration
IOB29B	I/O	9	bus4	DQ11		Comp_of_IOB29A	True	AB5	PUDC_B-controlled
IOB31A/GCLKT_14	I/O	9	bus4	DQ11	GCLKT_14	True_of_IOB31B	True	Y4	PUDC_B-controlled
IOB31B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB31A	True	AA4	PUDC_B-controlled
IOB33A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB33B	True	V4	PUDC_B-controlled
IOB33B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB33A	True	W4	PUDC_B-controlled
IOB35A	I/O	9	bus4	DQ10		True_of_IOB35B	True	W11	PUDC_B-controlled
IOB35B	I/O	9	bus4	DQ11		Comp_of_IOB35A	True	W10	PUDC_B-controlled
IOB38A/GCLKT_13	I/O	9	bus4	DQ10	GCLKT_13	True_of_IOB38B	True	R4	PUDC_B-controlled
IOB38B/GCLKC_13	I/O	9	bus4	DQ10	GCLKC_13	Comp_of_IOB38A	True	T4	PUDC_B-controlled
IOB3A/BPLL0_T_IN1/BPLL0_T_FB0	I/O	9	bus4	DQ12	BPLL0_T_IN1/BPLL0_T_FB0	True_of_IOB3B	True	T3	PUDC_B-controlled
IOB3B/BPLL0_C_IN1/BPLL0_C_FB0	I/O	9	bus4	DQ12	BPLL0_C_IN1/BPLL0_C_FB0	Comp_of_IOB3A	True	AB10	PUDC_B-controlled
IOB40A/GCLKT_12	I/O	9	bus4	DQ10	GCLKT_12	True_of_IOB40B	True	T5	PUDC_B-controlled
IOB40B/GCLKC_12	I/O	9	bus4	DQ10	GCLKC_12	Comp_of_IOB40A	True	U5	PUDC_B-controlled
IOB42A	I/O	9	bus4	DQ10		True_of_IOB42B	True	U6	PUDC_B-controlled
IOB42B	I/O	9	bus4	DQ10		Comp_of_IOB42A	True	V5	PUDC_B-controlled
IOB44A	I/O	9	bus4	DQS10		True_of_IOB44B	True	W6	PUDC_B-controlled
IOB44B	I/O	9	bus4	DQS10		Comp_of_IOB44A	True	W5	PUDC_B-controlled
IOB48A	I/O	9	bus4	DQ10		True_of_IOB48B	True	R6	PUDC_B-controlled
IOB48B	I/O	9	bus4	DQ10		Comp_of_IOB48A	True	T6	PUDC_B-controlled
IOB50A	I/O	9	bus4	DQ10/DQ S_910		True_of_IOB50B	True	Y6	PUDC_B-controlled
IOB50B	I/O	9	bus4	DQ10/DQ S_910		Comp_of_IOB50A	True	AA6	PUDC_B-controlled
IOB52A	I/O	9	bus4	DQ10		True_of_IOB52B	True	Y12	PUDC_B-controlled
IOB52B	I/O	9	bus4	DQ10		Comp_of_IOB52A	True	W12	PUDC_B-controlled
IOB54A	I/O	9	bus4	DQ10		True_of_IOB54B	True	AB13	PUDC_B-controlled
IOB54B	I/O	9	bus4	DQ10		Comp_of_IOB54A	True	AA13	PUDC_B-controlled
IOB56A	I/O	9	bus4	DQ9		True_of_IOB56B	True	Y13	PUDC_B-controlled
IOB56B	I/O	9	bus4	DQ10		Comp_of_IOB56A	True	Y14	PUDC_B-controlled
IOB58A	I/O	9	bus4	DQ9		True_of_IOB58B	True	V7	PUDC_B-controlled
IOB58B	I/O	9	bus4	DQ9		Comp_of_IOB58A	True	W7	PUDC_B-controlled
IOB5A/BPLL0_T_IN2/BPLL0_T_FB1	I/O	9	bus4	DQ12	BPLL0_T_IN2/BPLL0_T_FB1	True_of_IOB5B	True	T1	PUDC_B-controlled
IOB5B/BPLL0_C_IN2/BPLL0_C_FB1	I/O	9	bus4	DQ12	BPLL0_C_IN2/BPLL0_C_FB1	Comp_of_IOB5A	True	U1	PUDC_B-controlled
IOB60A	I/O	9	bus4	DQ9		True_of_IOB60B	True	AB7	PUDC_B-controlled
IOB60B	I/O	9	bus4	DQ9		Comp_of_IOB60A	True	AB6	PUDC_B-controlled
IOB62A	I/O	9	bus4	DQS9		True_of_IOB62B	True	V9	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A	Termination During Configuration
IOB62B	I/O	9	bus4	DQS9		Comp_of_IOB62A	True	V8	PUDC_B-controlled
IOB65A	I/O	9	bus4	DQ9		True_of_IOB65B	True	AA8	PUDC_B-controlled
IOB65B	I/O	9	bus4	DQ9		Comp_of_IOB65A	True	AB8	PUDC_B-controlled
IOB67A/BPLL1_T_IN0	I/O	9	bus4	DQ9	BPLL1_T_IN0	True_of_IOB67B	True	Y8	PUDC_B-controlled
IOB67B/BPLL1_C_IN0	I/O	9	bus4	DQ9	BPLL1_C_IN0	Comp_of_IOB67A	True	Y7	PUDC_B-controlled
IOB69A	I/O	9	bus4	DQ9		True_of_IOB69B	True	W9	PUDC_B-controlled
IOB69B	I/O	9	bus4	DQ9		Comp_of_IOB69A	True	Y9	PUDC_B-controlled
IOB71A/BPLL1_T_IN1/BPLL1_T_FB1	I/O	9	bus4	DQ9	BPLL1_T_IN1/BPLL1_T_FB1	True_of_IOB71B	True	U7	PUDC_B-controlled
IOB71B/BPLL1_C_IN1/BPLL1_C_FB1	I/O	9	bus4	DQ9	BPLL1_C_IN1/BPLL1_C_FB1	Comp_of_IOB71A	True	V10	PUDC_B-controlled
IOB7A	I/O	9	bus4	DQ12		True_of_IOB7B	True	U2	PUDC_B-controlled
IOB7B	I/O	9	bus4	DQ12		Comp_of_IOB7A	True	V2	PUDC_B-controlled
IOB9A	I/O	9	bus4	DQ12		True_of_IOB9B	True	W2	PUDC_B-controlled
IOB9B	I/O	9	bus4	DQ12		Comp_of_IOB9A	True	Y2	PUDC_B-controlled
BANK8 True LVDS Pair									
IOB75A	I/O	8	bus4	DQ8		True_of_IOB75B	True	U17	PUDC_B-controlled
IOB75B	I/O	8	bus4	DQ8		Comp_of_IOB75A	True	U18	PUDC_B-controlled
IOB77A/BPLL1_T_IN2/BPLL1_T_FB0	I/O	8	bus4	DQ8	BPLL1_T_IN2/BPLL1_T_FB0	True_of_IOB77B	True	AA18	PUDC_B-controlled
IOB77B/BPLL1_C_IN2/BPLL1_C_FB0	I/O	8	bus4	DQ8	BPLL1_C_IN2/BPLL1_C_FB0	Comp_of_IOB77A	True	AB18	PUDC_B-controlled
IOB79A/CSI_B	I/O	8	bus4	DQ8	CSI_B	True_of_IOB79B	True	V17	PUDC_B-controlled
IOB79B	I/O	8	bus4	DQ8		Comp_of_IOB79A	True	W17	PUDC_B-controlled
IOB81A/GCLKT_11	I/O	8		DQ8	GCLKT_11	True_of_IOB81B	True	V18	PUDC_B-controlled
IOB81B/GCLKC_11	I/O	8		DQ8	GCLKC_11	Comp_of_IOB81A	True	V19	PUDC_B-controlled
IOB85A/RDWR_B	I/O	8		DQS8	RDWR_B	True_of_IOB85B	True	AA19	PUDC_B-controlled
IOB85B/CSO_B/DOUT	I/O	8		DQS8	CSO_B/DOUT	Comp_of_IOB85A	True	AB20	pull up
IOB87A/GCLKT_10	I/O	8	bus4	DQ8	GCLKT_10	True_of_IOB87B	True	Y18	PUDC_B-controlled
IOB87B/GCLKC_10	I/O	8	bus4	DQ8	GCLKC_10	Comp_of_IOB87A	True	Y19	PUDC_B-controlled
IOB89A	I/O	8	bus4	DQ8		True_of_IOB89B	True	AB15	PUDC_B-controlled
IOB89B	I/O	8	bus4	DQ8		Comp_of_IOB89A	True	AA14	PUDC_B-controlled
IOB91A	I/O	8	bus4	DQ8		True_of_IOB91B	True	W14	PUDC_B-controlled
IOB91B	I/O	8	bus4	DQ8		Comp_of_IOB91A	True	V14	PUDC_B-controlled
IOB93A/GCLKT_9	I/O	8	bus4	DQ7	GCLKT_9	True_of_IOB93B	True	W19	PUDC_B-controlled
IOB93B/GCLKC_9	I/O	8	bus4	DQ7	GCLKC_9	Comp_of_IOB93A	True	W20	PUDC_B-controlled
IOB95A/GCLKT_8	I/O	8	bus4	DQ7	GCLKT_8	True_of_IOB95B	True	U20	PUDC_B-controlled
IOB95B/GCLKC_8	I/O	8	bus4	DQ7	GCLKC_8	Comp_of_IOB95A	True	V20	PUDC_B-controlled
IOB97A/D14	I/O	8	bus4	DQ7	D14	True_of_IOB97B	True	AB21	PUDC_B-controlled
IOB97B/D15	I/O	8	bus4	DQ7	D15	Comp_of_IOB97A	True	AB22	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A	Termination During Configuration
IOB99A	I/O	8	bus4	DQS7		True_of_IOB99B	True	Y21	PUDC_B-controlled
IOB99B/D13	I/O	8	bus4	DQS7	D13	Comp_of_IOB99A	True	Y22	PUDC_B-controlled
BANK7 True LVDS Pair									
IOB102A/D11	I/O	7	bus4	DQ7	D11	True_of_IOB102B	True	AA20	PUDC_B-controlled
IOB102B/D12	I/O	7	bus4	DQ7	D12	Comp_of_IOB102A	True	AA21	PUDC_B-controlled
IOB104A/D09	I/O	7	bus4	DQ7	D09	True_of_IOB104B	True	W21	PUDC_B-controlled
IOB104B/D10	I/O	7	bus4	DQ7	D10	Comp_of_IOB104A	True	W22	PUDC_B-controlled
IOB106A	I/O	7	bus4	DQ7		True_of_IOB106B	True	AA16	PUDC_B-controlled
IOB106B	I/O	7	bus4	DQ7		Comp_of_IOB106A	True	AA15	PUDC_B-controlled
IOB108A	I/O	7	bus4	DQ7		True_of_IOB108B	True	AB17	PUDC_B-controlled
IOB108B	I/O	7	bus4	DQ7		Comp_of_IOB108A	True	AB16	PUDC_B-controlled
IOB111A/MCS_N	I/O	7	bus4	DQ6	MCS_N	True_of_IOB111B	True	T19	PUDC_B-controlled
IOB111B/D08	I/O	7	bus4	DQ6	D08	Comp_of_IOB111A	True	T20	PUDC_B-controlled
IOB113A/D06	I/O	7	bus4	DQ6	D06	True_of_IOB113B	True	P19	PUDC_B-controlled
IOB113B/D07	I/O	7	bus4	DQ6	D07	Comp_of_IOB113A	True	R19	PUDC_B-controlled
IOB115A/D04	I/O	7	bus4	DQ6	D04	True_of_IOB115B	True	T21	PUDC_B-controlled
IOB115B/D05	I/O	7	bus4	DQ6	D05	Comp_of_IOB115A	True	U21	PUDC_B-controlled
IOB117A/PUDC_B	I/O	7	bus4	DQS6	PUDC_B	True_of_IOB117B	True	U22	pull down
IOB117B/EMCCLK	I/O	7	bus4	DQS6	EMCCLK	Comp_of_IOB117A	True	V22	PUDC_B-controlled
IOB120A/D02/MI2	I/O	7	bus4	DQ6	D02/MI2	True_of_IOB120B	True	P21	PUDC_B-controlled
IOB120B/D03/MI3	I/O	7	bus4	DQ6	D03/MI3	Comp_of_IOB120A	True	R21	PUDC_B-controlled
IOB122A	I/O	7	bus4	DQ6		True_of_IOB122B	True	Y17	PUDC_B-controlled
IOB122B	I/O	7	bus4	DQ6		Comp_of_IOB122A	True	Y16	PUDC_B-controlled
IOB124A	I/O	7	bus4	DQ6		True_of_IOB124B	True	P20	PUDC_B-controlled
IOB124B	I/O	7	bus4	DQ6		Comp_of_IOB124A	True	V13	PUDC_B-controlled
IOB126A	I/O	7	bus4	DQ6		True_of_IOB126B	True	W16	PUDC_B-controlled
IOB126B	I/O	7	bus4	DQ6		Comp_of_IOB126A	True	W15	PUDC_B-controlled
BANK6 True LVDS Pair									
IOB128A/D00/MOSI/MI0	I/O	6	bus4	DQ6	D00/MOSI/MI0	True_of_IOB128B	True	P22	PUDC_B-controlled
IOB128B/D01/DIN/MISO/MI1	I/O	6	bus4	DQ6	D01/DIN/MISO/MI1	Comp_of_IOB128A	True	R22	PUDC_B-controlled
IOB130A	I/O	6	bus4	none		True_of_IOB130B	True	V15	PUDC_B-controlled
IOB130B	I/O	6	bus4	none		Comp_of_IOB130A	True	U15	PUDC_B-controlled
IOB132A	I/O	6	bus4	none		True_of_IOB132B	True	T15	PUDC_B-controlled
IOB132B	I/O	6	bus4	none		Comp_of_IOB132A	True	T14	PUDC_B-controlled
IOB134A	I/O	6	bus4	none		True_of_IOB134B	True	U16	PUDC_B-controlled
IOB134B	I/O	6	bus4	none		Comp_of_IOB134A	True	N15	PUDC_B-controlled
IOB136A	I/O	6	bus4	none		True_of_IOB136B	True	P16	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A	Termination During Configuration
IOB136B	I/O	6	bus4	none		Comp_of_IOB136A	True	R17	PUDC_B-controlled
IOB138A	I/O	6	bus4	none		True_of_IOB138B	True	N13	PUDC_B-controlled
IOB138B	I/O	6	bus4	none		Comp_of_IOB138A	True	N14	PUDC_B-controlled
IOB140A	I/O	6	bus4	none		True_of_IOB140B	True	N17	PUDC_B-controlled
IOB140B	I/O	6	bus4	none		Comp_of_IOB140A	True	P17	PUDC_B-controlled
IOB142A	I/O	6	bus4	none		True_of_IOB142B	True	P15	PUDC_B-controlled
IOB142B	I/O	6	bus4	none		Comp_of_IOB142A	True	R16	PUDC_B-controlled
IOB144A	I/O	6		none		True_of_IOB144B	True	R18	PUDC_B-controlled
IOB144B	I/O	6		none		Comp_of_IOB144A	True	T18	PUDC_B-controlled
IOB146A	I/O	6		none		True_of_IOB146B	True	P14	PUDC_B-controlled
IOB146B	I/O	6		none		Comp_of_IOB146A	True	R14	PUDC_B-controlled
BANK5 True LVDS Pair									
IOR39A/RPLL0_T_IN0/RPLL0_T_FB1	I/O	5	bus4	none	RPLL0_T_IN0/RPLL0_T_FB1	True_of_IOR39B	True	K17	PUDC_B-controlled
IOR39B/RPLL0_C_IN0/RPLL0_C_FB1	I/O	5	bus4	none	RPLL0_C_IN0/RPLL0_C_FB1	Comp_of_IOR39A	True	J17	PUDC_B-controlled
IOR41A/GCLKT_7	I/O	5	bus4	none	GCLKT_7	True_of_IOR41B	True	J19	PUDC_B-controlled
IOR41B/GCLKC_7	I/O	5	bus4	none	GCLKC_7	Comp_of_IOR41A	True	H19	PUDC_B-controlled
IOR43A	I/O	5		none		True_of_IOR43B	True	H20	PUDC_B-controlled
IOR43B	I/O	5		none		Comp_of_IOR43A	True	G20	PUDC_B-controlled
IOR45A	I/O	5	bus4	none		True_of_IOR45B	True	J22	PUDC_B-controlled
IOR45B	I/O	5	bus4	none		Comp_of_IOR45A	True	H22	PUDC_B-controlled
IOR48A	I/O	5	bus4	none		True_of_IOR48B	True	L14	PUDC_B-controlled
IOR48B	I/O	5	bus4	none		Comp_of_IOR48A	True	L15	PUDC_B-controlled
IOR50A	I/O	5	bus4	none		True_of_IOR50B	True	M13	PUDC_B-controlled
IOR50B	I/O	5	bus4	none		Comp_of_IOR50A	True	L13	PUDC_B-controlled
IOR52A	I/O	5	bus4	none		True_of_IOR52B	True	M15	PUDC_B-controlled
IOR52B	I/O	5	bus4	none		Comp_of_IOR52A	True	M16	PUDC_B-controlled
IOR54A/GCLKT_5	I/O	5	bus4	none	GCLKT_5	True_of_IOR54B	True	J20	PUDC_B-controlled
IOR54B/GCLKC_5	I/O	5	bus4	none	GCLKC_5	Comp_of_IOR54A	True	J21	PUDC_B-controlled
IOR57A/GCLKT_6	I/O	5	bus4	DQ5	GCLKT_6	True_of_IOR57B	True	K18	PUDC_B-controlled
IOR57B/GCLKC_6	I/O	5	bus4	DQ5	GCLKC_6	Comp_of_IOR57A	True	K19	PUDC_B-controlled
IOR59A	I/O	5	bus4	DQ5		True_of_IOR59B	True	K21	PUDC_B-controlled
IOR59B	I/O	5	bus4	DQ5		Comp_of_IOR59A	True	K22	PUDC_B-controlled
IOR61A/SDA/GCLKT_4/RPLL1_T_IN2/RPLL1_T_FB0	I/O	5	bus4	DQ5	SDA/GCLKT_4/RPLL1_T_IN2/RPLL1_T_FB0	True_of_IOR61B	True	L19	PUDC_B-controlled
IOR61B/SCL/GCLKC_4/RPLL1_C_IN2/RPLL1_C_FB0	I/O	5	bus4	DQ5	SCL/GCLKC_4/RPLL1_C_IN2/RPLL1_C_FB0	Comp_of_IOR61A	True	L20	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A	Termination During Configuration
IOR63A/SI/SSI0	I/O	5		DQS5	SI/SSI0	True_of_IOR63B	True	N22	PUDC_B-controlled
IOR63B/SSPI_CS_N	I/O	5		DQS5	SSPI_CS_N	Comp_of_IOR63A	True	M22	PUDC_B-controlled
IOR66A/SO/SSI1/RPLL1_T_IN1/RPLL1_T_FB1	I/O	5	bus4	DQ5	SO/SSI1/RPLL1_T_IN1/RPLL1_T_FB1	True_of_IOR66B	True	M18	PUDC_B-controlled
IOR66B/SSPI_CLK/RPLL1_C_IN1/RPLL1_C_FB1	I/O	5	bus4	DQ5	SSPI_CLK/RPLL1_C_IN1/RPLL1_C_FB1	Comp_of_IOR66A	True	L18	PUDC_B-controlled
IOR68A	I/O	5	bus4	DQ5		True_of_IOR68B	True	M21	PUDC_B-controlled
IOR68B	I/O	5	bus4	DQ5		Comp_of_IOR68A	True	L21	PUDC_B-controlled
IOR70A/SSPI_WPN/SSI2	I/O	5		DQ5	SSPI_WPN/SSI2	True_of_IOR70B	True	N20	PUDC_B-controlled
IOR70B/CLKHOLD_N/SSI3	I/O	5		DQ5	CLKHOLD_N/SSI3	Comp_of_IOR70A	True	M20	PUDC_B-controlled
IOR72A/RPLL1_T_IN0	I/O	5		DQ5	RPLL1_T_IN0	True_of_IOR72B	True	N18	PUDC_B-controlled
IOR72B/RPLL1_C_IN0	I/O	5		DQ5	RPLL1_C_IN0	Comp_of_IOR72A	True	N19	PUDC_B-controlled
BANK4 True LVDS Pair									
IOR20A	I/O	4	bus4	DQ4		True_of_IOR20B	True	H13	PUDC_B-controlled
IOR20B	I/O	4	bus4	DQ4		Comp_of_IOR20A	True	G13	PUDC_B-controlled
IOR22A	I/O	4	bus4	DQ4		True_of_IOR22B	True	J15	PUDC_B-controlled
IOR22B	I/O	4	bus4	DQ4		Comp_of_IOR22A	True	H15	PUDC_B-controlled
IOR24A	I/O	4	bus4	DQ4		True_of_IOR24B	True	G15	PUDC_B-controlled
IOR24B	I/O	4	bus4	DQ4		Comp_of_IOR24A	True	G16	PUDC_B-controlled
IOR26A	I/O	4	bus4	DQS4		True_of_IOR26B	True	J14	PUDC_B-controlled
IOR26B	I/O	4	bus4	DQS4		Comp_of_IOR26A	True	H14	PUDC_B-controlled
IOR30A	I/O	4	bus4	DQ4		True_of_IOR30B	True	G17	PUDC_B-controlled
IOR30B	I/O	4	bus4	DQ4		Comp_of_IOR30A	True	G18	PUDC_B-controlled
IOR32A	I/O	4		DQ4		True_of_IOR32B	True	H17	PUDC_B-controlled
IOR32B	I/O	4		DQ4		Comp_of_IOR32A	True	H18	PUDC_B-controlled
IOR34A	I/O	4		DQ4		True_of_IOR34B	True	L16	PUDC_B-controlled
IOR34B	I/O	4		DQ4		Comp_of_IOR34A	True	K16	PUDC_B-controlled
IOR36A/RPLL0_T_IN1/RPLL0_C_FB0	I/O	4	bus4	DQ4	RPLL0_T_IN1/RPLL0_T_FB0	True_of_IOR36B	True	K13	PUDC_B-controlled
IOR36B/RPLL0_C_IN1/RPLL0_C_FB0	I/O	4	bus4	DQ4	RPLL0_C_IN1/RPLL0_C_FB0	Comp_of_IOR36A	True	K14	PUDC_B-controlled
BANK3 True LVDS Pair									
IOR11A/TPLL1_T_IN0/TPLL1_T_FB1	I/O	3	bus3	none	TPLL1_T_IN0/TPLL1_T_FB1	True_of_IOR11B	True	U8	PUDC_B-controlled
IOR11B/MODE2/TPLL1_C_IN0/TPLL1_C_FB1	I/O	3	bus3	none	MODE2/TPLL1_C_IN0/TPLL1_C_FB1	Comp_of_IOR11A	True	U9	pull up
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	L12	PUDC_B-controlled
IOR5B/READY	I/O	3		none	READY	Comp_of_IOR5A	True	U12	pull down
IOR7A/MODE1	I/O	3		none	MODE1	True_of_IOR7B	True	U10	pull up

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A	Termination During Configuration
IOR7B/MODE0	I/O	3		none	MODE0	Comp_of_IOR7A	True	U11	pull down
IOR9A/DONE	I/O	3		none	DONE	True_of_IOR9B	True	G11	pull down
IOR9B/RECONFIG_N	I/O	3		none	RECONFIG_N	Comp_of_IOR9A	True	N12	pull up
BANK2 True LVDS Pair									
IOT113A/Q0REF_T_IN1	I/O	2	bus1	DQ2	Q0REF_T_IN1	True_of_IOT113B	True	A18	PUDC_B-controlled
IOT113B/Q0REF_C_IN1	I/O	2	bus1	DQ2	Q0REF_C_IN1	Comp_of_IOT113A	True	A19	PUDC_B-controlled
IOT115A/GCLKT_3	I/O	2	bus1	DQ2	GCLKT_3	True_of_IOT115B	True	C18	PUDC_B-controlled
IOT115B/GCLKC_3	I/O	2	bus1	DQ2	GCLKC_3	Comp_of_IOT115A	True	C19	PUDC_B-controlled
IOT117A	I/O	2	bus1	DQS2		True_of_IOT117B	True	F18	PUDC_B-controlled
IOT117B	I/O	2	bus1	DQS2		Comp_of_IOT117A	True	E18	PUDC_B-controlled
IOT120A/GCLKT_2	I/O	2	bus1	DQ2	GCLKT_2	True_of_IOT120B	True	E19	PUDC_B-controlled
IOT120B/GCLKC_2	I/O	2	bus1	DQ2	GCLKC_2	Comp_of_IOT120A	True	D19	PUDC_B-controlled
IOT122A	I/O	2	bus1	DQ2		True_of_IOT122B	True	B20	PUDC_B-controlled
IOT122B	I/O	2	bus1	DQ2		Comp_of_IOT122A	True	A20	PUDC_B-controlled
IOT124A	I/O	2	bus1	DQ2		True_of_IOT124B	True	F19	PUDC_B-controlled
IOT124B	I/O	2	bus1	DQ2		Comp_of_IOT124A	True	F20	PUDC_B-controlled
IOT131A	I/O	2	bus0	DQ3		True_of_IOT131B	True	D20	PUDC_B-controlled
IOT131B	I/O	2	bus0	DQ3		Comp_of_IOT131A	True	C20	PUDC_B-controlled
IOT133A	I/O	2	bus0	DQ3		True_of_IOT133B	True	C22	PUDC_B-controlled
IOT133B	I/O	2	bus0	DQ3		Comp_of_IOT133A	True	B22	PUDC_B-controlled
IOT135A	I/O	2	bus0	DQS3		True_of_IOT135B	True	B21	PUDC_B-controlled
IOT135B	I/O	2	bus0	DQS3		Comp_of_IOT135A	True	A21	PUDC_B-controlled
IOT138A	I/O	2	bus0	DQ3		True_of_IOT138B	True	E21	PUDC_B-controlled
IOT138B	I/O	2	bus0	DQ3		Comp_of_IOT138A	True	D21	PUDC_B-controlled
IOT140A	I/O	2	bus0	DQ3		True_of_IOT140B	True	E22	PUDC_B-controlled
IOT140B	I/O	2	bus0	DQ3		Comp_of_IOT140A	True	D22	PUDC_B-controlled
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	F21	PUDC_B-controlled
IOT144A	I/O	2	bus0	DQ3		True_of_IOT144B	True	G21	PUDC_B-controlled
IOT144B	I/O	2	bus0	DQ3		Comp_of_IOT144A	True	G22	PUDC_B-controlled
IOT146A/TPLL1_T_IN1/TPLL1_T_FB0	I/O	2	bus0	DQ3	TPLL1_T_IN1/TPLL1_T_FB0	True_of_IOT146B	True	T16	PUDC_B-controlled
BANK1 True LVDS Pair									
IOT104A/GCLKT_1	I/O	1	bus2	DQ1	GCLKT_1	True_of_IOT104B	True	B17	PUDC_B-controlled
IOT104B/GCLKC_1	I/O	1	bus2	DQ1	GCLKC_1	Comp_of_IOT104A	True	B18	PUDC_B-controlled
IOT106A/GCLKT_0	I/O	1	bus2	DQ1	GCLKT_0	True_of_IOT106B	True	D17	PUDC_B-controlled
IOT106B/GCLKC_0	I/O	1	bus2	DQ1	GCLKC_0	Comp_of_IOT106A	True	C17	PUDC_B-controlled
IOT78A	I/O	1	bus2	DQ0		True_of_IOT78B	True	E13	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	PG484A	Termination During Configuration
IOT78B	I/O	1	bus2	DQ0		Comp_of_IOT78A	True	E14	PUDC_B-controlled
IOT80A/TPLL0_T_IN1/TPLL0_T_FB1	I/O	1	bus2	DQ0	TPLL0_T_IN1/TPLL0_T_FB1	True_of_IOT80B	True	F13	PUDC_B-controlled
IOT80B/TPLL0_C_IN1/TPLL0_C_FB1	I/O	1	bus2	DQ0	TPLL0_C_IN1/TPLL0_C_FB1	Comp_of_IOT80A	True	F14	PUDC_B-controlled
IOT82A/PCIE_HOST_RSTN/TPLL0_T_IN2/TPLL0_T_FB0	I/O	1	bus2	DQ0	PCIE_HOST_RSTN/TPLL0_T_IN2/TPLL0_T_FB0	True_of_IOT82B	True	D14	PUDC_B-controlled
IOT82B/TPLL0_C_IN2/TPLL0_C_FB0	I/O	1	bus2	DQ0	TPLL0_C_IN2/TPLL0_C_FB0	Comp_of_IOT82A	True	D15	PUDC_B-controlled
IOT85A	I/O	1		DQS0		True_of_IOT85B	True	C14	PUDC_B-controlled
IOT85B	I/O	1		DQS0		Comp_of_IOT85A	True	C15	PUDC_B-controlled
IOT87A	I/O	1	bus2	DQ0		True_of_IOT87B	True	E16	PUDC_B-controlled
IOT87B	I/O	1	bus2	DQ0		Comp_of_IOT87A	True	D16	PUDC_B-controlled
IOT89A/Q0REF_T_IN0	I/O	1	bus2	DQ0	Q0REF_T_IN0	True_of_IOT89B	True	F16	PUDC_B-controlled
IOT89B/Q0REF_C_IN0	I/O	1	bus2	DQ0	Q0REF_C_IN0	Comp_of_IOT89A	True	E17	PUDC_B-controlled
IOT91A	I/O	1	bus2	DQ1		True_of_IOT91B	True	F15	PUDC_B-controlled
IOT93A	I/O	1	bus2	DQ1		True_of_IOT93B	True	C13	PUDC_B-controlled
IOT93B	I/O	1	bus2	DQ1		Comp_of_IOT93A	True	B13	PUDC_B-controlled
IOT95A	I/O	1	bus2	DQ1		True_of_IOT95B	True	A13	PUDC_B-controlled
IOT95B	I/O	1	bus2	DQ1		Comp_of_IOT95A	True	A14	PUDC_B-controlled
IOT97A	I/O	1	bus2	DQ1		True_of_IOT97B	True	B15	PUDC_B-controlled
IOT97B	I/O	1	bus2	DQ1		Comp_of_IOT97A	True	B16	PUDC_B-controlled
IOT99A	I/O	1	bus2	DQS1		True_of_IOT99B	True	A15	PUDC_B-controlled
IOT99B	I/O	1	bus2	DQS1		Comp_of_IOT99A	True	A16	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225	Termination During Configuration
BANK11 True LVDS Pair									
IOL41A	I/O	11	bus2	none		True_of_IOL41B	True	F5	PUDC_B-controlled
IOL41B	I/O	11	bus2	none		Comp_of_IOL41A	True	G5	PUDC_B-controlled
IOL45A/GCLKT_18	I/O	11	bus2	none	GCLKT_18	True_of_IOL45B	True	K4	PUDC_B-controlled
IOL45B/GCLKC_18	I/O	11	bus2	none	GCLKC_18	Comp_of_IOL45A	True	K3	PUDC_B-controlled
BANK10 True LVDS Pair									
IOL48A/GCLKT_17	I/O	10	bus2	none	GCLKT_17	True_of_IOL48B	True	H5	PUDC_B-controlled
IOL48B/GCLKC_17	I/O	10	bus2	none	GCLKC_17	Comp_of_IOL48A	True	H6	PUDC_B-controlled
IOL50A/GCLKT_16	I/O	10	bus2	none	GCLKT_16	True_of_IOL50B	True	K5	PUDC_B-controlled
IOL50B/GCLKC_16	I/O	10	bus2	none	GCLKC_16	Comp_of_IOL50A	True	J5	PUDC_B-controlled
IOL66A/PUDC_B/LPLL1_T_IN1/LPLL1_T_FB0	I/O	10	bus2	none	PUDC_B/LPLL1_T_IN1/LPLL1_T_FB0	True_of_IOL66B	True	K1	pull down
BANK9 True LVDS Pair									
IOB12A	I/O	9		DQS12		True_of_IOB12B	True	R3	PUDC_B-controlled
IOB12B	I/O	9		DQS12		Comp_of_IOB12A	True	P3	PUDC_B-controlled
IOB14A	I/O	9		DQ12		True_of_IOB14B	True	N4	PUDC_B-controlled
IOB14B	I/O	9		DQ12		Comp_of_IOB14A	True	M4	PUDC_B-controlled
IOB16A	I/O	9	bus4	DQ12		True_of_IOB16B	True	P5	PUDC_B-controlled
IOB16B	I/O	9	bus4	DQ12		Comp_of_IOB16A	True	N5	PUDC_B-controlled
IOB18A/GCLKT_12	I/O	9	bus4	DQ11	GCLKT_12	True_of_IOB18B	True	M5	PUDC_B-controlled
IOB18B/GCLKC_12	I/O	9	bus4	DQ11	GCLKC_12	Comp_of_IOB18A	True	L5	PUDC_B-controlled
IOB1A	I/O	9	bus4	DQ12		True_of_IOB1B	True	L1	PUDC_B-controlled
IOB1B	I/O	9	bus4	DQ12		Comp_of_IOB1A	True	L2	PUDC_B-controlled
IOB20A	I/O	9	bus4	DQ11		True_of_IOB20B	True	R4	PUDC_B-controlled
IOB20B	I/O	9	bus4	DQ11		Comp_of_IOB20A	True	R5	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	R6	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	R7	PUDC_B-controlled
IOB24A	I/O	9	bus4	DQ11		True_of_IOB24B	True	N6	PUDC_B-controlled
IOB24B	I/O	9	bus4	DQ11		Comp_of_IOB24A	True	M6	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	R8	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	R9	PUDC_B-controlled
IOB29A	I/O	9	bus4	DQ11		True_of_IOB29B	True	P7	PUDC_B-controlled
IOB29B	I/O	9	bus4	DQ11		Comp_of_IOB29A	True	N7	PUDC_B-controlled
IOB31A/GCLKT_14	I/O	9	bus4	DQ11	GCLKT_14	True_of_IOB31B	True	N8	PUDC_B-controlled
IOB31B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB31A	True	M8	PUDC_B-controlled
IOB33A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB33B	True	P9	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225	Termination During Configuration
IOB33B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB33A	True	N9	PUDC_B-controlled
IOB35A	I/O	9	bus4	DQ10		True_of_IOB35B	True	L6	PUDC_B-controlled
IOB35B	I/O	9	bus4	DQ11		Comp_of_IOB35A	True	L7	PUDC_B-controlled
IOB38A/GCLKT_13	I/O	9	bus4	DQ10	GCLKT_13	True_of_IOB38B	True	M9	PUDC_B-controlled
IOB38B/GCLKC_13	I/O	9	bus4	DQ10	GCLKC_13	Comp_of_IOB38A	True	L8	PUDC_B-controlled
IOB3A/BPLL0_T_IN1/BPLL0_T_FB0	I/O	9	bus4	DQ12	BPLL0_T_IN1/BPLL0_T_FB0	True_of_IOB3B	True	M3	PUDC_B-controlled
IOB3B/BPLL0_C_IN1/BPLL0_C_FB0	I/O	9	bus4	DQ12	BPLL0_C_IN1/BPLL0_C_FB0	Comp_of_IOB3A	True	L3	PUDC_B-controlled
IOB5A/BPLL0_T_IN2/BPLL0_T_FB1	I/O	9	bus4	DQ12	BPLL0_T_IN2/BPLL0_T_FB1	True_of_IOB5B	True	M1	PUDC_B-controlled
IOB5B/BPLL0_C_IN2/BPLL0_C_FB1	I/O	9	bus4	DQ12	BPLL0_C_IN2/BPLL0_C_FB1	Comp_of_IOB5A	True	N2	PUDC_B-controlled
IOB7A	I/O	9	bus4	DQ12		True_of_IOB7B	True	N1	PUDC_B-controlled
IOB7B	I/O	9	bus4	DQ12		Comp_of_IOB7A	True	P1	PUDC_B-controlled
IOB9A	I/O	9	bus4	DQ12		True_of_IOB9B	True	R2	PUDC_B-controlled
IOB9B	I/O	9	bus4	DQ12		Comp_of_IOB9A	True	P2	PUDC_B-controlled
BANK8 True LVDS Pair									
IOB75A	I/O	8	bus4	DQ8		True_of_IOB75B	True	L9	PUDC_B-controlled
IOB75B	I/O	8	bus4	DQ8		Comp_of_IOB75A	True	K8	PUDC_B-controlled
IOB77A/BPLL1_T_IN2/BPLL1_T_FB0	I/O	8	bus4	DQ8	BPLL1_T_IN2/BPLL1_T_FB0	True_of_IOB77B	True	R10	PUDC_B-controlled
IOB77B/BPLL1_C_IN2/BPLL1_C_FB0	I/O	8	bus4	DQ8	BPLL1_C_IN2/BPLL1_C_FB0	Comp_of_IOB77A	True	R11	PUDC_B-controlled
IOB79A	I/O	8	bus4	DQ8		True_of_IOB79B	True	P11	PUDC_B-controlled
IOB79B	I/O	8	bus4	DQ8		Comp_of_IOB79A	True	N11	PUDC_B-controlled
IOB81A/GCLKT_11	I/O	8		DQ8	GCLKT_11	True_of_IOB81B	True	N10	PUDC_B-controlled
IOB81B/GCLKC_11	I/O	8		DQ8	GCLKC_11	Comp_of_IOB81A	True	M10	PUDC_B-controlled
IOB85A	I/O	8		DQS8		True_of_IOB85B	True	R13	PUDC_B-controlled
IOB85B	I/O	8		DQS8		Comp_of_IOB85A	True	R12	PUDC_B-controlled
IOB87A/GCLKT_10	I/O	8	bus4	DQ8	GCLKT_10	True_of_IOB87B	True	N12	PUDC_B-controlled
IOB87B/GCLKC_10	I/O	8	bus4	DQ8	GCLKC_10	Comp_of_IOB87A	True	M11	PUDC_B-controlled
IOB89A	I/O	8	bus4	DQ8		True_of_IOB89B	True	L10	PUDC_B-controlled
IOB89B	I/O	8	bus4	DQ8		Comp_of_IOB89A	True	K10	PUDC_B-controlled
IOB91A	I/O	8	bus4	DQ8		True_of_IOB91B	True	R14	PUDC_B-controlled
IOB91B	I/O	8	bus4	DQ8		Comp_of_IOB91A	True	P13	PUDC_B-controlled
BANK5 True LVDS Pair									
IOR41A/D14/GCLKT_7	I/O	5	bus4	none	D14/GCLKT_7	True_of_IOR41B	True	H11	PUDC_B-controlled
IOR41B/D15/GCLKC_7	I/O	5	bus4	none	D15/GCLKC_7	Comp_of_IOR41A	True	H10	PUDC_B-controlled
IOR57A/GCLKT_6	I/O	5	bus4	DQ5	GCLKT_6	True_of_IOR57B	True	J13	PUDC_B-controlled
IOR57B/GCLKC_6	I/O	5	bus4	DQ5	GCLKC_6	Comp_of_IOR57A	True	J14	PUDC_B-controlled
IOR59A	I/O	5	bus4	DQ5		True_of_IOR59B	True	J11	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225	Termination During Configuration
IOR59B	I/O	5	bus4	DQ5		Comp_of_IOR59A	True	K11	PUDC_B-controlled
IOR61A/D07/SDA/RPLL1_T_IN2/RPLL1_T_FB0	I/O	5	bus4	DQ5	D07/SDA/RPLL1_T_IN2/RPLL1_T_FB0	True_of_IOR61B	True	K12	PUDC_B-controlled
IOR61B/RDWR_B/SCL/RPLL1_C_IN2/RPLL1_C_FB0	I/O	5	bus4	DQ5	RDWR_B/SCL/RPLL1_C_IN2/RPLL1_C_FB0	Comp_of_IOR61A	True	K13	PUDC_B-controlled
IOR63A/D03/SI/SSIO	I/O	5		DQS5	D03/SI/SSIO	True_of_IOR63B	True	L13	PUDC_B-controlled
IOR63B/D04/SSPI_CS_N	I/O	5		DQS5	D04/SSPI_CS_N	Comp_of_IOR63A	True	L14	PUDC_B-controlled
IOR66A/D05/SO/SSIO1/RPLL1_T_IN1/RPLL1_T_FB1	I/O	5	bus4	DQ5	D05/SO/SSIO1/RPLL1_T_IN1/RPLL1_T_FB1	True_of_IOR66B	True	L15	PUDC_B-controlled
IOR66B/D06/SSPI_CLK/RPLL1_C_IN1/RPLL1_C_FB1	I/O	5	bus4	DQ5	D06/SSPI_CLK/RPLL1_C_IN1/RPLL1_C_FB1	Comp_of_IOR66A	True	M15	PUDC_B-controlled
IOR68A	I/O	5	bus4	DQ5		True_of_IOR68B	True	L12	PUDC_B-controlled
IOR68B	I/O	5	bus4	DQ5		Comp_of_IOR68A	True	M13	PUDC_B-controlled
IOR70A/D08/SSPI_WPN/SSI2	I/O	5		DQ5	D08/SSPI_WPN/SSI2	True_of_IOR70B	True	N14	PUDC_B-controlled
IOR70B/D09/CLKHOLD_N/SSI3	I/O	5		DQ5	D09/CLKHOLD_N/SSI3	Comp_of_IOR70A	True	N15	PUDC_B-controlled
IOR72A/READY/RPLL1_T_IN0	I/O	5		DQ5	READY/RPLL1_T_IN0	True_of_IOR72B	True	P14	pull down
IOR72B/CSO_B/MCS_N/RPLL1_C_IN0	I/O	5		DQ5	CSO_B/MCS_N/RPLL1_C_IN0	Comp_of_IOR72A	True	P15	PUDC_B-controlled
BANK4 True LVDS Pair									
IOR20A/D01/MI2	I/O	4	bus4	DQ4	D01/MI2	True_of_IOR20B	True	G13	PUDC_B-controlled
IOR20B/D02/MI3	I/O	4	bus4	DQ4	D02/MI3	Comp_of_IOR20A	True	G14	PUDC_B-controlled
IOR34A/D13	I/O	4		DQ4	D13	True_of_IOR34B	True	H15	PUDC_B-controlled
IOR34B/EMCCLK	I/O	4		DQ4	EMCCLK	Comp_of_IOR34A	True	J15	PUDC_B-controlled
IOR36A/GCLKT_5/RPLL0_T_IN1/RPLL0_C_FB0	I/O	4	bus4	DQ4	GCLKT_5/RPLL0_T_IN1/RPLL0_T_FB0	True_of_IOR36B	True	G12	PUDC_B-controlled
IOR36B/GCLKC_5/RPLL0_C_IN1/RPLL0_C_FB0	I/O	4	bus4	DQ4	GCLKC_5/RPLL0_C_IN1/RPLL0_C_FB0	Comp_of_IOR36A	True	H12	PUDC_B-controlled
BANK3 True LVDS Pair									
IOR15A/D11	I/O	3	bus3	none	D11	True_of_IOR15B	True	F11	PUDC_B-controlled
IOR15B/D12	I/O	3	bus3	none	D12	Comp_of_IOR15A	True	G11	PUDC_B-controlled
IOR17A/MODE1/GCLKT_4	I/O	3	bus3	none	MODE1/GCLKT_4	True_of_IOR17B	True	F15	pull up
IOR17B/D10/GCLKC_4	I/O	3	bus3	none	D10/GCLKC_4	Comp_of_IOR17A	True	G15	PUDC_B-controlled
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	E13	PUDC_B-controlled
IOR5B/MODE0	I/O	3		none	MODE0	Comp_of_IOR5A	True	E14	PUDC_B-controlled
IOR9A/D00/DIN/MISO/MI1	I/O	3		none	D00/DIN/MISO/MI1	True_of_IOR9B	True	F12	PUDC_B-controlled
IOR9B/CSI_B/MOSI/MI0	I/O	3		none	CSI_B/MOSI/MI0	Comp_of_IOR9A	True	F13	PUDC_B-controlled
BANK2 True LVDS Pair									

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225	Termination During Configuration
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	B13	PUDC_B-controlled
IOT142B/DOUT	I/O	2	bus0	DQ3	DOUT	Comp_of_IOT142A	True	A13	pull up
IOT144A	I/O	2	bus0	DQ3		True_of_IOT144B	True	B14	PUDC_B-controlled
IOT144B	I/O	2	bus0	DQ3		Comp_of_IOT144A	True	A14	PUDC_B-controlled
IOT146A/TPLL1_T_IN1/TPLL1_T_FB0	I/O	2	bus0	DQ3	TPLL1_T_IN1/TPLL1_T_FB0	True_of_IOT146B	True	D13	PUDC_B-controlled
IOT146B/TPLL1_C_IN1/TPLL1_C_FB0	I/O	2	bus0	DQ3	TPLL1_C_IN1/TPLL1_C_FB0	Comp_of_IOT146A	True	C14	PUDC_B-controlled
BANK1 True LVDS Pair									
IOT74A	I/O	1	bus2	DQ0		True_of_IOT74B	True	E5	PUDC_B-controlled
IOT74B	I/O	1	bus2	DQ0		Comp_of_IOT74A	True	E6	PUDC_B-controlled
IOT76A/TPLL0_T_IN0	I/O	1	bus2	DQ0	TPLL0_T_IN0	True_of_IOT76B	True	E7	PUDC_B-controlled
IOT76B/TPLL0_C_IN0	I/O	1	bus2	DQ0	TPLL0_C_IN0	Comp_of_IOT76A	True	E8	PUDC_B-controlled
IOT78A	I/O	1	bus2	DQ0		True_of_IOT78B	True	F8	PUDC_B-controlled
IOT78B	I/O	1	bus2	DQ0		Comp_of_IOT78A	True	E9	PUDC_B-controlled
IOT89A/GCLKT_1/Q0REF_T_IN0	I/O	1	bus2	DQ0	GCLKT_1/Q0REF_T_IN0	True_of_IOT89B	True	F10	PUDC_B-controlled
IOT89B/GCLKC_1/Q0REF_C_IN0	I/O	1	bus2	DQ0	GCLKC_1/Q0REF_C_IN0	Comp_of_IOT89A	True	E10	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225H	Termination During Configuration
BANK11 True LVDS Pair									
IOL41A	I/O	11	bus2	none		True_of_IOL41B	True	F5	PUDC_B-controlled
IOL41B	I/O	11	bus2	none		Comp_of_IOL41A	True	G5	PUDC_B-controlled
IOL45A/GCLKT_18	I/O	11	bus2	none	GCLKT_18	True_of_IOL45B	True	K4	PUDC_B-controlled
IOL45B/GCLKC_18	I/O	11	bus2	none	GCLKC_18	Comp_of_IOL45A	True	K3	PUDC_B-controlled
BANK10 True LVDS Pair									
IOL48A/GCLKT_17	I/O	10	bus2	none	GCLKT_17	True_of_IOL48B	True	H5	PUDC_B-controlled
IOL48B/GCLKC_17	I/O	10	bus2	none	GCLKC_17	Comp_of_IOL48A	True	H6	PUDC_B-controlled
IOL50A/GCLKT_16	I/O	10	bus2	none	GCLKT_16	True_of_IOL50B	True	K5	PUDC_B-controlled
IOL50B/GCLKC_16	I/O	10	bus2	none	GCLKC_16	Comp_of_IOL50A	True	J5	PUDC_B-controlled
IOL66A/PUDC_B/LPLL1_T_IN1/LPLL1_T_FB0	I/O	10	bus2	none	PUDC_B/LPLL1_T_IN1/LPLL1_T_FB0	True_of_IOL66B	True	K1	pull down
BANK9 True LVDS Pair									
IOB12A	I/O	9		DQS12		True_of_IOB12B	True	R3	PUDC_B-controlled
IOB12B	I/O	9		DQS12		Comp_of_IOB12A	True	P3	PUDC_B-controlled
IOB14A	I/O	9		DQ12		True_of_IOB14B	True	N4	PUDC_B-controlled
IOB14B	I/O	9		DQ12		Comp_of_IOB14A	True	M4	PUDC_B-controlled
IOB16A	I/O	9	bus4	DQ12		True_of_IOB16B	True	P5	PUDC_B-controlled
IOB16B	I/O	9	bus4	DQ12		Comp_of_IOB16A	True	N5	PUDC_B-controlled
IOB18A/GCLKT_12	I/O	9	bus4	DQ11	GCLKT_12	True_of_IOB18B	True	M5	PUDC_B-controlled
IOB18B/GCLKC_12	I/O	9	bus4	DQ11	GCLKC_12	Comp_of_IOB18A	True	L5	PUDC_B-controlled
IOB1A	I/O	9	bus4	DQ12		True_of_IOB1B	True	L1	PUDC_B-controlled
IOB1B	I/O	9	bus4	DQ12		Comp_of_IOB1A	True	L2	PUDC_B-controlled
IOB20A	I/O	9	bus4	DQ11		True_of_IOB20B	True	R4	PUDC_B-controlled
IOB20B	I/O	9	bus4	DQ11		Comp_of_IOB20A	True	R5	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	R6	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	R7	PUDC_B-controlled
IOB24A	I/O	9	bus4	DQ11		True_of_IOB24B	True	N6	PUDC_B-controlled
IOB24B	I/O	9	bus4	DQ11		Comp_of_IOB24A	True	M6	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	R8	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	R9	PUDC_B-controlled
IOB29A	I/O	9	bus4	DQ11		True_of_IOB29B	True	P7	PUDC_B-controlled
IOB29B	I/O	9	bus4	DQ11		Comp_of_IOB29A	True	N7	PUDC_B-controlled
IOB31A/GCLKT_14	I/O	9	bus4	DQ11	GCLKT_14	True_of_IOB31B	True	N8	PUDC_B-controlled
IOB31B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB31A	True	M8	PUDC_B-controlled
IOB33A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB33B	True	P9	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225H	Termination During Configuration
IOB33B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB33A	True	N9	PUDC_B-controlled
IOB35A	I/O	9	bus4	DQ10		True_of_IOB35B	True	L6	PUDC_B-controlled
IOB35B	I/O	9	bus4	DQ11		Comp_of_IOB35A	True	L7	PUDC_B-controlled
IOB38A/GCLKT_13	I/O	9	bus4	DQ10	GCLKT_13	True_of_IOB38B	True	M9	PUDC_B-controlled
IOB38B/GCLKC_13	I/O	9	bus4	DQ10	GCLKC_13	Comp_of_IOB38A	True	L8	PUDC_B-controlled
IOB3A/BPLL0_T_IN1/BPLL0_T_FB0	I/O	9	bus4	DQ12	BPLL0_T_IN1/BPLL0_T_FB0	True_of_IOB3B	True	M3	PUDC_B-controlled
IOB3B/BPLL0_C_IN1/BPLL0_C_FB0	I/O	9	bus4	DQ12	BPLL0_C_IN1/BPLL0_C_FB0	Comp_of_IOB3A	True	L3	PUDC_B-controlled
IOB5A/BPLL0_T_IN2/BPLL0_T_FB1	I/O	9	bus4	DQ12	BPLL0_T_IN2/BPLL0_T_FB1	True_of_IOB5B	True	M1	PUDC_B-controlled
IOB5B/BPLL0_C_IN2/BPLL0_C_FB1	I/O	9	bus4	DQ12	BPLL0_C_IN2/BPLL0_C_FB1	Comp_of_IOB5A	True	N2	PUDC_B-controlled
IOB7A	I/O	9	bus4	DQ12		True_of_IOB7B	True	N1	PUDC_B-controlled
IOB7B	I/O	9	bus4	DQ12		Comp_of_IOB7A	True	P1	PUDC_B-controlled
IOB9A	I/O	9	bus4	DQ12		True_of_IOB9B	True	R2	PUDC_B-controlled
IOB9B	I/O	9	bus4	DQ12		Comp_of_IOB9A	True	P2	PUDC_B-controlled
BANK8 True LVDS Pair									
IOB75A	I/O	8	bus4	DQ8		True_of_IOB75B	True	L9	PUDC_B-controlled
IOB75B	I/O	8	bus4	DQ8		Comp_of_IOB75A	True	K8	PUDC_B-controlled
IOB77A/BPLL1_T_IN2/BPLL1_T_FB0	I/O	8	bus4	DQ8	BPLL1_T_IN2/BPLL1_T_FB0	True_of_IOB77B	True	R10	PUDC_B-controlled
IOB77B/BPLL1_C_IN2/BPLL1_C_FB0	I/O	8	bus4	DQ8	BPLL1_C_IN2/BPLL1_C_FB0	Comp_of_IOB77A	True	R11	PUDC_B-controlled
IOB79A	I/O	8	bus4	DQ8		True_of_IOB79B	True	P11	PUDC_B-controlled
IOB79B	I/O	8	bus4	DQ8		Comp_of_IOB79A	True	N11	PUDC_B-controlled
IOB81A/GCLKT_11	I/O	8		DQ8	GCLKT_11	True_of_IOB81B	True	N10	PUDC_B-controlled
IOB81B/GCLKC_11	I/O	8		DQ8	GCLKC_11	Comp_of_IOB81A	True	M10	PUDC_B-controlled
IOB85A	I/O	8		DQS8		True_of_IOB85B	True	R13	PUDC_B-controlled
IOB85B	I/O	8		DQS8		Comp_of_IOB85A	True	R12	PUDC_B-controlled
IOB87A/GCLKT_10	I/O	8	bus4	DQ8	GCLKT_10	True_of_IOB87B	True	N12	PUDC_B-controlled
IOB87B/GCLKC_10	I/O	8	bus4	DQ8	GCLKC_10	Comp_of_IOB87A	True	M11	PUDC_B-controlled
IOB89A	I/O	8	bus4	DQ8		True_of_IOB89B	True	L10	PUDC_B-controlled
IOB89B	I/O	8	bus4	DQ8		Comp_of_IOB89A	True	K10	PUDC_B-controlled
IOB91A	I/O	8	bus4	DQ8		True_of_IOB91B	True	R14	PUDC_B-controlled
IOB91B	I/O	8	bus4	DQ8		Comp_of_IOB91A	True	P13	PUDC_B-controlled
BANK5 True LVDS Pair									
IOR41A/D14/GCLKT_7	I/O	5	bus4	none	D14/GCLKT_7	True_of_IOR41B	True	H11	PUDC_B-controlled
IOR41B/D15/GCLKC_7	I/O	5	bus4	none	D15/GCLKC_7	Comp_of_IOR41A	True	H10	PUDC_B-controlled
IOR57A/GCLKT_6	I/O	5	bus4	DQ5	GCLKT_6	True_of_IOR57B	True	J13	PUDC_B-controlled
IOR57B/GCLKC_6	I/O	5	bus4	DQ5	GCLKC_6	Comp_of_IOR57A	True	J14	PUDC_B-controlled
IOR59A	I/O	5	bus4	DQ5		True_of_IOR59B	True	J11	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225H	Termination During Configuration
IOR59B	I/O	5	bus4	DQ5		Comp_of_IOR59A	True	K11	PUDC_B-controlled
IOR61A/D07/SDA/RPLL1_T_IN2/RPLL1_T_FB0	I/O	5	bus4	DQ5	D07/SDA/RPLL1_T_IN2/RPLL1_T_FB0	True_of_IOR61B	True	K12	PUDC_B-controlled
IOR61B/RDWR_B/SCL/RPLL1_C_IN2/RPLL1_C_FB0	I/O	5	bus4	DQ5	RDWR_B/SCL/RPLL1_C_IN2/RPLL1_C_FB0	Comp_of_IOR61A	True	K13	PUDC_B-controlled
IOR63A/D03/SI/SSIO	I/O	5		DQS5	D03/SI/SSIO	True_of_IOR63B	True	L13	PUDC_B-controlled
IOR63B/D04/SSPI_CS_N	I/O	5		DQS5	D04/SSPI_CS_N	Comp_of_IOR63A	True	L14	PUDC_B-controlled
IOR66A/D05/SO/SSI1/RPLL1_T_IN1/RPLL1_T_FB1	I/O	5	bus4	DQ5	D05/SO/SSI1/RPLL1_T_IN1/RPLL1_T_FB1	True_of_IOR66B	True	L15	PUDC_B-controlled
IOR66B/D06/SSPI_CLK/RPLL1_C_IN1/RPLL1_C_FB1	I/O	5	bus4	DQ5	D06/SSPI_CLK/RPLL1_C_IN1/RPLL1_C_FB1	Comp_of_IOR66A	True	M15	PUDC_B-controlled
IOR68A	I/O	5	bus4	DQ5		True_of_IOR68B	True	L12	PUDC_B-controlled
IOR68B	I/O	5	bus4	DQ5		Comp_of_IOR68A	True	M13	PUDC_B-controlled
IOR70A/D08/SSPI_WPN/SSI2	I/O	5		DQ5	D08/SSPI_WPN/SSI2	True_of_IOR70B	True	N14	PUDC_B-controlled
IOR70B/D09/CLKHOLD_N/SSI3	I/O	5		DQ5	D09/CLKHOLD_N/SSI3	Comp_of_IOR70A	True	N15	PUDC_B-controlled
IOR72A/READY/RPLL1_T_IN0	I/O	5		DQ5	READY/RPLL1_T_IN0	True_of_IOR72B	True	P14	pull down
IOR72B/CSO_B/MCS_N/RPLL1_C_IN0	I/O	5		DQ5	CSO_B/MCS_N/RPLL1_C_IN0	Comp_of_IOR72A	True	P15	PUDC_B-controlled
BANK4 True LVDS Pair									
IOR20A/D01/MI2	I/O	4	bus4	DQ4	D01/MI2	True_of_IOR20B	True	G13	PUDC_B-controlled
IOR20B/D02/MI3	I/O	4	bus4	DQ4	D02/MI3	Comp_of_IOR20A	True	G14	PUDC_B-controlled
IOR34A/D13	I/O	4		DQ4	D13	True_of_IOR34B	True	H15	PUDC_B-controlled
IOR34B/EMCCLK	I/O	4		DQ4	EMCCLK	Comp_of_IOR34A	True	J15	PUDC_B-controlled
IOR36A/GCLKT_5/RPLL0_T_IN1/RPLL0_C_FB0	I/O	4	bus4	DQ4	GCLKT_5/RPLL0_T_IN1/RPLL0_T_FB0	True_of_IOR36B	True	G12	PUDC_B-controlled
IOR36B/GCLKC_5/RPLL0_C_IN1/RPLL0_C_FB0	I/O	4	bus4	DQ4	GCLKC_5/RPLL0_C_IN1/RPLL0_C_FB0	Comp_of_IOR36A	True	H12	PUDC_B-controlled
BANK3 True LVDS Pair									
IOR15A/D11	I/O	3	bus3	none	D11	True_of_IOR15B	True	F11	PUDC_B-controlled
IOR15B/D12	I/O	3	bus3	none	D12	Comp_of_IOR15A	True	G11	PUDC_B-controlled
IOR17A/MODE1/GCLKT_4	I/O	3	bus3	none	MODE1/GCLKT_4	True_of_IOR17B	True	F15	pull up
IOR17B/D10/GCLKC_4	I/O	3	bus3	none	D10/GCLKC_4	Comp_of_IOR17A	True	G15	PUDC_B-controlled
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	E13	PUDC_B-controlled
IOR5B/MODE0	I/O	3		none	MODE0	Comp_of_IOR5A	True	E14	PUDC_B-controlled
IOR9A/D00/DIN/MISO/MI1	I/O	3		none	D00/DIN/MISO/MI1	True_of_IOR9B	True	F12	PUDC_B-controlled
IOR9B/CSI_B/MOSI/MI0	I/O	3		none	CSI_B/MOSI/MI0	Comp_of_IOR9A	True	F13	PUDC_B-controlled
BANK2 True LVDS Pair									

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG225H	Termination During Configuration
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	B13	PUDC_B-controlled
IOT142B/DOUT	I/O	2	bus0	DQ3	DOUT	Comp_of_IOT142A	True	A13	pull up
IOT144A	I/O	2	bus0	DQ3		True_of_IOT144B	True	B14	PUDC_B-controlled
IOT144B	I/O	2	bus0	DQ3		Comp_of_IOT144A	True	A14	PUDC_B-controlled
IOT146A/TPLL1_T_IN1/TPLL1_T_FB0	I/O	2	bus0	DQ3	TPLL1_T_IN1/TPLL1_T_FB0	True_of_IOT146B	True	D13	PUDC_B-controlled
IOT146B/TPLL1_C_IN1/TPLL1_C_FB0	I/O	2	bus0	DQ3	TPLL1_C_IN1/TPLL1_C_FB0	Comp_of_IOT146A	True	C14	PUDC_B-controlled
BANK1 True LVDS Pair									
IOT74A	I/O	1	bus2	DQ0		True_of_IOT74B	True	E5	PUDC_B-controlled
IOT74B	I/O	1	bus2	DQ0		Comp_of_IOT74A	True	E6	PUDC_B-controlled
IOT76A/TPLL0_T_IN0	I/O	1	bus2	DQ0	TPLL0_T_IN0	True_of_IOT76B	True	E7	PUDC_B-controlled
IOT76B/TPLL0_C_IN0	I/O	1	bus2	DQ0	TPLL0_C_IN0	Comp_of_IOT76A	True	E8	PUDC_B-controlled
IOT78A	I/O	1	bus2	DQ0		True_of_IOT78B	True	F8	PUDC_B-controlled
IOT78B	I/O	1	bus2	DQ0		Comp_of_IOT78A	True	E9	PUDC_B-controlled
IOT89A/GCLKT_1/Q0REF_T_IN0	I/O	1	bus2	DQ0	GCLKT_1/Q0REF_T_IN0	True_of_IOT89B	True	F10	PUDC_B-controlled
IOT89B/GCLKC_1/Q0REF_C_IN0	I/O	1	bus2	DQ0	GCLKC_1/Q0REF_C_IN0	Comp_of_IOT89A	True	E10	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A	Termination During Configuration
BANK9 True LVDS Pair									
IOB12A	I/O	9		DQS12		True_of_IOB12B	True	R5	PUDC_B-controlled
IOB12B	I/O	9		DQS12		Comp_of_IOB12A	True	T5	PUDC_B-controlled
IOB14A	I/O	9		DQ12		True_of_IOB14B	True	U6	PUDC_B-controlled
IOB14B	I/O	9		DQ12		Comp_of_IOB14A	True	U5	PUDC_B-controlled
IOB16A	I/O	9	bus4	DQ12		True_of_IOB16B	True	P6	PUDC_B-controlled
IOB16B	I/O	9	bus4	DQ12		Comp_of_IOB16A	True	P5	PUDC_B-controlled
IOB18A	I/O	9	bus4	DQ11		True_of_IOB18B	True	U4	PUDC_B-controlled
IOB18B	I/O	9	bus4	DQ11		Comp_of_IOB18A	True	V4	PUDC_B-controlled
IOB1A	I/O	9	bus4	DQ12		True_of_IOB1B	True	V8	PUDC_B-controlled
IOB1B	I/O	9	bus4	DQ12		Comp_of_IOB1A	True	V7	PUDC_B-controlled
IOB20A	I/O	9	bus4	DQ11		True_of_IOB20B	True	T4	PUDC_B-controlled
IOB20B	I/O	9	bus4	DQ11		Comp_of_IOB20A	True	T3	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	V3	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	V2	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	U2	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	U1	PUDC_B-controlled
IOB31A/GCLKT_14	I/O	9	bus4	DQ11	GCLKT_14	True_of_IOB31B	True	R3	PUDC_B-controlled
IOB31B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB31A	True	T2	PUDC_B-controlled
IOB33A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB33B	True	R2	PUDC_B-controlled
IOB33B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB33A	True	R1	PUDC_B-controlled
IOB38A/GCLKT_13	I/O	9	bus4	DQ10	GCLKT_13	True_of_IOB38B	True	P4	PUDC_B-controlled
IOB38B/GCLKC_13	I/O	9	bus4	DQ10	GCLKC_13	Comp_of_IOB38A	True	P3	PUDC_B-controlled
IOB3A/BPLL0_T_IN3/BPLL0_T_FB4	I/O	9	bus4	DQ12	BPLL0_T_IN3/BPLL0_T_FB4	True_of_IOB3B	True	U7	PUDC_B-controlled
IOB3B/BPLL0_C_IN3/BPLL0_C_FB4	I/O	9	bus4	DQ12	BPLL0_C_IN3/BPLL0_C_FB4	Comp_of_IOB3A	True	V6	PUDC_B-controlled
IOB40A/GCLKT_12	I/O	9	bus4	DQ10	GCLKT_12	True_of_IOB40B	True	N3	PUDC_B-controlled
IOB40B/GCLKC_12	I/O	9	bus4	DQ10	GCLKC_12	Comp_of_IOB40A	True	N2	PUDC_B-controlled
IOB42A	I/O	9	bus4	DQ10		True_of_IOB42B	True	M4	PUDC_B-controlled
IOB42B	I/O	9	bus4	DQ10		Comp_of_IOB42A	True	N4	PUDC_B-controlled
IOB44A	I/O	9	bus4	DQS10		True_of_IOB44B	True	N1	PUDC_B-controlled
IOB44B	I/O	9	bus4	DQS10		Comp_of_IOB44A	True	P1	PUDC_B-controlled
IOB50A	I/O	9	bus4	DQ10/D QS_910		True_of_IOB50B	True	M6	PUDC_B-controlled
IOB50B	I/O	9	bus4	DQ10/D QS_910		Comp_of_IOB50A	True	N6	PUDC_B-controlled
IOB52A	I/O	9	bus4	DQ10		True_of_IOB52B	True	M2	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A	Termination During Configuration
IOB52B	I/O	9	bus4	DQ10		Comp_of_IOB52A	True	M1	PUDC_B-controlled
IOB58A	I/O	9	bus4	DQ9		True_of_IOB58B	True	L5	PUDC_B-controlled
IOB58B	I/O	9	bus4	DQ9		Comp_of_IOB58A	True	M5	PUDC_B-controlled
IOB5A/BPLL0_T_IN4/BPLL0_T_FB3	I/O	9	bus4	DQ12	BPLL0_T_IN4/BPLL0_T_FB3	True_of_IOB5B	True	R7	PUDC_B-controlled
IOB5B/BPLL0_C_IN4/BPLL0_C_FB3	I/O	9	bus4	DQ12	BPLL0_C_IN4/BPLL0_C_FB3	Comp_of_IOB5A	True	T7	PUDC_B-controlled
IOB60A	I/O	9	bus4	DQ9		True_of_IOB60B	True	L4	PUDC_B-controlled
IOB60B	I/O	9	bus4	DQ9		Comp_of_IOB60A	True	L3	PUDC_B-controlled
IOB62A	I/O	9	bus4	DQS9		True_of_IOB62B	True	K2	PUDC_B-controlled
IOB62B	I/O	9	bus4	DQS9		Comp_of_IOB62A	True	K1	PUDC_B-controlled
IOB65A	I/O	9	bus4	DQ9		True_of_IOB65B	True	K3	PUDC_B-controlled
IOB65B	I/O	9	bus4	DQ9		Comp_of_IOB65A	True	L2	PUDC_B-controlled
IOB67A/BPLL1_T_IN2	I/O	9	bus4	DQ9	BPLL1_T_IN2	True_of_IOB67B	True	J5	PUDC_B-controlled
IOB67B/BPLL1_C_IN2	I/O	9	bus4	DQ9	BPLL1_C_IN2	Comp_of_IOB67A	True	J4	PUDC_B-controlled
IOB69B	I/O	9	bus4	DQ9		Comp_of_IOB69A	True	J6	PUDC_B-controlled
IOB71A/BPLL1_T_IN3/BPLL1_T_FB4	I/O	9	bus4	DQ9	BPLL1_T_IN3/BPLL1_T_FB4	True_of_IOB71B	True	K6	PUDC_B-controlled
IOB71B/BPLL1_C_IN3/BPLL1_C_FB4	I/O	9	bus4	DQ9	BPLL1_C_IN3/BPLL1_C_FB4	Comp_of_IOB71A	True	K5	PUDC_B-controlled
IOB7A	I/O	9	bus4	DQ12		True_of_IOB7B	True	R6	PUDC_B-controlled
BANK8 True LVDS Pair									
IOB75A	I/O	8	bus4	DQ8		True_of_IOB75B	True	V16	PUDC_B-controlled
IOB75B	I/O	8	bus4	DQ8		Comp_of_IOB75A	True	V17	PUDC_B-controlled
IOB77A/BPLL1_T_IN4/BPLL1_T_FB3	I/O	8	bus4	DQ8	BPLL1_T_IN4/BPLL1_T_FB3	True_of_IOB77B	True	U15	PUDC_B-controlled
IOB77B/BPLL1_C_IN4/BPLL1_C_FB3	I/O	8	bus4	DQ8	BPLL1_C_IN4/BPLL1_C_FB3	Comp_of_IOB77A	True	U16	PUDC_B-controlled
IOB79A/CSI_B	I/O	8	bus4	DQ8	CSI_B	True_of_IOB79B	True	T17	PUDC_B-controlled
IOB79B	I/O	8	bus4	DQ8		Comp_of_IOB79A	True	U17	PUDC_B-controlled
IOB81A/GCLKT_11	I/O	8		DQ8	GCLKT_11	True_of_IOB81B	True	R16	PUDC_B-controlled
IOB81B/GCLKC_11	I/O	8		DQ8	GCLKC_11	Comp_of_IOB81A	True	R17	PUDC_B-controlled
IOB85A/RDWR_B	I/O	8		DQS8	RDWR_B	True_of_IOB85B	True	R18	PUDC_B-controlled
IOB85B/CSO_B/DOUT	I/O	8		DQS8	CSO_B/DOUT	Comp_of_IOB85A	True	T18	Pull up
IOB87A/GCLKT_10	I/O	8	bus4	DQ8	GCLKT_10	True_of_IOB87B	True	T14	PUDC_B-controlled
IOB87B/GCLKC_10	I/O	8	bus4	DQ8	GCLKC_10	Comp_of_IOB87A	True	T15	PUDC_B-controlled
IOB93A/GCLKT_9	I/O	8	bus4	DQ7	GCLKT_9	True_of_IOB93B	True	P14	PUDC_B-controlled
IOB93B/GCLKC_9	I/O	8	bus4	DQ7	GCLKC_9	Comp_of_IOB93A	True	R15	PUDC_B-controlled
IOB95A/GCLKT_8	I/O	8	bus4	DQ7	GCLKT_8	True_of_IOB95B	True	P15	PUDC_B-controlled
IOB95B/GCLKC_8	I/O	8	bus4	DQ7	GCLKC_8	Comp_of_IOB95A	True	P16	PUDC_B-controlled
IOB97A/D14	I/O	8	bus4	DQ7	D14	True_of_IOB97B	True	N18	PUDC_B-controlled
IOB97B/D15	I/O	8	bus4	DQ7	D15	Comp_of_IOB97A	True	P18	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A	Termination During Configuration
IOB99A	I/O	8	bus4	DQS7		True_of_IOB99B	True	N16	PUDC_B-controlled
IOB99B/D13	I/O	8	bus4	DQS7	D13	Comp_of_IOB99A	True	N17	PUDC_B-controlled
BANK7 True LVDS Pair									
IOB102A/D11	I/O	7	bus4	DQ7	D11	True_of_IOB102B	True	M14	PUDC_B-controlled
IOB102B/D12	I/O	7	bus4	DQ7	D12	Comp_of_IOB102A	True	N14	PUDC_B-controlled
IOB104A/D09	I/O	7	bus4	DQ7	D09	True_of_IOB104B	True	M16	PUDC_B-controlled
IOB104B/D10	I/O	7	bus4	DQ7	D10	Comp_of_IOB104A	True	M17	PUDC_B-controlled
IOB111A/MCS_N	I/O	7	bus4	DQ6	MCS_N	True_of_IOB111B	True	L15	PUDC_B-controlled
IOB111B/D08	I/O	7	bus4	DQ6	D08	Comp_of_IOB111A	True	M15	PUDC_B-controlled
IOB113A/D06	I/O	7	bus4	DQ6	D06	True_of_IOB113B	True	J14	PUDC_B-controlled
IOB113B/D07	I/O	7	bus4	DQ6	D07	Comp_of_IOB113A	True	K15	PUDC_B-controlled
IOB115A/D04	I/O	7	bus4	DQ6	D04	True_of_IOB115B	True	K17	PUDC_B-controlled
IOB115B/D05	I/O	7	bus4	DQ6	D05	Comp_of_IOB115A	True	L18	PUDC_B-controlled
IOB117A/PUDC_B	I/O	7	bus4	DQS6	PUDC_B	True_of_IOB117B	True	J18	Pull down
IOB117B/EMCCLK	I/O	7	bus4	DQS6	EMCCLK	Comp_of_IOB117A	True	K18	PUDC_B-controlled
IOB120A/D02/MI2	I/O	7	bus4	DQ6	D02/MI2	True_of_IOB120B	True	J15	PUDC_B-controlled
IOB120B/D03/MI3	I/O	7	bus4	DQ6	D03/MI3	Comp_of_IOB120A	True	J16	PUDC_B-controlled
BANK6 True LVDS Pair									
IOB128A/D00/MOSI/MI0	I/O	6	bus4	DQ6	D00/MOSI/MI0	True_of_IOB128B	True	K16	PUDC_B-controlled
IOB128B/D01/DIN/MISO/MI1	I/O	6	bus4	DQ6	D01/DIN/MISO/MI1	Comp_of_IOB128A	True	L17	PUDC_B-controlled
IOB136A	I/O	6	bus4	none		True_of_IOB136B	True	U9	PUDC_B-controlled
IOB136B	I/O	6	bus4	none		Comp_of_IOB136A	True	V9	PUDC_B-controlled
IOB138A	I/O	6	bus4	none		True_of_IOB138B	True	U11	PUDC_B-controlled
IOB138B	I/O	6	bus4	none		Comp_of_IOB138A	True	V11	PUDC_B-controlled
IOB140A	I/O	6	bus4	none		True_of_IOB140B	True	T12	PUDC_B-controlled
IOB140B	I/O	6	bus4	none		Comp_of_IOB140A	True	U12	PUDC_B-controlled
IOB142A	I/O	6	bus4	none		True_of_IOB142B	True	V12	PUDC_B-controlled
IOB142B	I/O	6	bus4	none		Comp_of_IOB142A	True	V13	PUDC_B-controlled
IOB144A	I/O	6		none		True_of_IOB144B	True	U14	PUDC_B-controlled
IOB144B	I/O	6		none		Comp_of_IOB144A	True	V14	PUDC_B-controlled
IOB146A	I/O	6		none		True_of_IOB146B	True	R13	PUDC_B-controlled
IOB146B	I/O	6		none		Comp_of_IOB146A	True	T13	PUDC_B-controlled
BANK3 True LVDS Pair									
IOR11A/TPLL1_T_IN3/TPLL1_T_FB4	I/O	3	bus3	none	TPLL1_T_IN3/TPLL1_T_FB4	True_of_IOR11B	True	E12	PUDC_B-controlled
IOR11B/MODE2/TPLL1_C_IN3/TPLL1_C_FB4	I/O	3	bus3	none	MODE2/TPLL1_C_IN3/TPLL1_C_FB4	Comp_of_IOR11A	True	F13	pull up

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A	Termination During Configuration
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	E8	PUDC_B-controlled
IOR5B/READY	I/O	3		none	READY	Comp_of_IOR5A	True	T10	Pull down
IOR7A/MODE1	I/O	3		none	MODE1	True_of_IOR7B	True	R11	Pull up
IOR7B/MODE0	I/O	3		none	MODE0	Comp_of_IOR7A	True	R12	Pull down
IOR9A/DONE	I/O	3		none	DONE	True_of_IOR9B	True	F12	Pull down
IOR9B/RECONFIG_N	I/O	3		none	RECONFIG_N	Comp_of_IOR9A	True	P10	Pull up
BANK2 True LVDS Pair									
IOT113A/GCLKT_2/Q0REF_T_IN1	I/O	2	bus1	DQ2	GCLKT_2/Q0REF_T_IN1	True_of_IOT113B	True	E15	PUDC_B-controlled
IOT113B/GCLKC_2/Q0REF_C_IN1	I/O	2	bus1	DQ2	GCLKC_2/Q0REF_C_IN1	Comp_of_IOT113A	True	D15	PUDC_B-controlled
IOT115A/GCLKT_3	I/O	2	bus1	DQ2	GCLKT_3	True_of_IOT115B	True	E16	PUDC_B-controlled
IOT115B/GCLKC_3	I/O	2	bus1	DQ2	GCLKC_3	Comp_of_IOT115A	True	D16	PUDC_B-controlled
IOT117A	I/O	2	bus1	DQS2		True_of_IOT117B	True	B16	PUDC_B-controlled
IOT117B	I/O	2	bus1	DQS2		Comp_of_IOT117A	True	A17	PUDC_B-controlled
IOT120A	I/O	2	bus1	DQ2		True_of_IOT120B	True	C16	PUDC_B-controlled
IOT120B	I/O	2	bus1	DQ2		Comp_of_IOT120A	True	B17	PUDC_B-controlled
IOT122A	I/O	2	bus1	DQ2		True_of_IOT122B	True	E17	PUDC_B-controlled
IOT122B	I/O	2	bus1	DQ2		Comp_of_IOT122A	True	D18	PUDC_B-controlled
IOT124A	I/O	2	bus1	DQ2		True_of_IOT124B	True	C17	PUDC_B-controlled
IOT124B	I/O	2	bus1	DQ2		Comp_of_IOT124A	True	C18	PUDC_B-controlled
IOT129A	I/O	2	bus0	DQ3		True_of_IOT129B	True	G17	PUDC_B-controlled
IOT129B	I/O	2	bus0	DQ2		Comp_of_IOT129A	True	F18	PUDC_B-controlled
IOT131A	I/O	2	bus0	DQ3		True_of_IOT131B	True	H16	PUDC_B-controlled
IOT131B	I/O	2	bus0	DQ3		Comp_of_IOT131A	True	G16	PUDC_B-controlled
IOT135A	I/O	2	bus0	DQS3		True_of_IOT135B	True	G15	PUDC_B-controlled
IOT135B	I/O	2	bus0	DQS3		Comp_of_IOT135A	True	F15	PUDC_B-controlled
IOT138A	I/O	2	bus0	DQ3		True_of_IOT138B	True	G14	PUDC_B-controlled
IOT138B	I/O	2	bus0	DQ3		Comp_of_IOT138A	True	F14	PUDC_B-controlled
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	H17	PUDC_B-controlled
IOT142B	I/O	2	bus0	DQ3		Comp_of_IOT142A	True	H18	PUDC_B-controlled
IOT146A/TPLL1_T_IN4/TPLL1_T_FB3	I/O	2	bus0	DQ3	TPLL1_T_IN4/TPLL1_T_FB3	True_of_IOT146B	True	F17	PUDC_B-controlled
IOT146B/TPLL1_C_IN4/TPLL1_C_FB3	I/O	2	bus0	DQ3	TPLL1_C_IN4/TPLL1_C_FB3	Comp_of_IOT146A	True	E18	PUDC_B-controlled
BANK1 True LVDS Pair									
IOT102A	I/O	1	bus2	DQ1		True_of_IOT102B	True	B14	PUDC_B-controlled
IOT102B	I/O	1	bus2	DQ1		Comp_of_IOT102A	True	A15	PUDC_B-controlled
IOT104A/GCLKT_1	I/O	1	bus2	DQ1	GCLKT_1	True_of_IOT104B	True	E13	PUDC_B-controlled
IOT104B/GCLKC_1	I/O	1	bus2	DQ1	GCLKC_1	Comp_of_IOT104A	True	D14	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324A	Termination During Configuration
IOT106A/GCLKT_0	I/O	1	bus2	DQ1	GCLKT_0	True_of_IOT106B	True	D13	PUDC_B-controlled
IOT106B/GCLKC_0	I/O	1	bus2	DQ1	GCLKC_0	Comp_of_IOT106A	True	C13	PUDC_B-controlled
IOT76A/TPLL0_T_IN2	I/O	1	bus2	DQ0	TPLL0_T_IN2	True_of_IOT76B	True	D8	PUDC_B-controlled
IOT76B/TPLL0_C_IN2	I/O	1	bus2	DQ0	TPLL0_C_IN2	Comp_of_IOT76A	True	C8	PUDC_B-controlled
IOT80A/TPLL0_T_IN3/TPLL0_T_FB4	I/O	1	bus2	DQ0	TPLL0_T_IN3/TPLL0_T_FB4	True_of_IOT80B	True	D9	PUDC_B-controlled
IOT80B/TPLL0_C_IN3/TPLL0_C_FB4	I/O	1	bus2	DQ0	TPLL0_C_IN3/TPLL0_C_FB4	Comp_of_IOT80A	True	C9	PUDC_B-controlled
IOT82A/TPLL0_T_IN4/TPLL0_T_FB3/P CIE_HOST_RSTN	I/O	1	bus2	DQ0	TPLL0_T_IN4/TPLL0_T_FB3/P CIE_HOST_RSTN	True_of_IOT82B	True	B10	PUDC_B-controlled
IOT82B/TPLL0_C_IN4/TPLL0_C_FB3/P CIE_HOST_RSTN	I/O	1	bus2	DQ0	TPLL0_C_IN4/TPLL0_C_FB3/P CIE_HOST_RSTN	Comp_of_IOT82A	True	A10	PUDC_B-controlled
IOT85A	I/O	1		DQS0		True_of_IOT85B	True	B9	PUDC_B-controlled
IOT85B	I/O	1		DQS0		Comp_of_IOT85A	True	A9	PUDC_B-controlled
IOT87A	I/O	1	bus2	DQ0		True_of_IOT87B	True	C11	PUDC_B-controlled
IOT87B	I/O	1	bus2	DQ0		Comp_of_IOT87A	True	B11	PUDC_B-controlled
IOT89A/Q0REF_T_IN0	I/O	1	bus2	DQ0	Q0REF_T_IN0	True_of_IOT89B	True	D11	PUDC_B-controlled
IOT89B/Q0REF_C_IN0	I/O	1	bus2	DQ0	Q0REF_C_IN0	Comp_of_IOT89A	True	C12	PUDC_B-controlled
IOT95A	I/O	1	bus2	DQ1		True_of_IOT95B	True	B12	PUDC_B-controlled
IOT95B	I/O	1	bus2	DQ1		Comp_of_IOT95A	True	A12	PUDC_B-controlled
IOT97A	I/O	1	bus2	DQ1		True_of_IOT97B	True	A13	PUDC_B-controlled
IOT97B	I/O	1	bus2	DQ1		Comp_of_IOT97A	True	A14	PUDC_B-controlled
IOT99A	I/O	1	bus2	DQS1		True_of_IOT99B	True	C14	PUDC_B-controlled
IOT99B	I/O	1	bus2	DQS1		Comp_of_IOT99A	True	B15	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S	Termination During Configuration
BANK11 True LVDS Pair									
IOL37A	I/O	11		none		True_of_IOL37B	True	E14	PUDC_B-controlled
IOL37B	I/O	11		none		Comp_of_IOL37A	True	D15	PUDC_B-controlled
IOL39A	I/O	11	bus2	none		True_of_IOL39B	True	B16	PUDC_B-controlled
IOL39B	I/O	11	bus2	none		Comp_of_IOL39A	True	A16	PUDC_B-controlled
IOL41A	I/O	11	bus2	none		True_of_IOL41B	True	C15	PUDC_B-controlled
IOL41B	I/O	11	bus2	none		Comp_of_IOL41A	True	A15	PUDC_B-controlled
IOL43A/GCLKT_19/LPLL0_T_IN3/LPLL0_T_FB4	I/O	11	bus2	none	GCLKT_19/LPLL0_T_IN3/LPLL0_T_FB4	True_of_IOL43B	True	F12	PUDC_B-controlled
IOL43B/GCLKC_19/LPLL0_C_IN3/LPLL0_C_FB4	I/O	11	bus2	none	GCLKC_19/LPLL0_C_IN3/LPLL0_C_FB4	Comp_of_IOL43A	True	E12	PUDC_B-controlled
IOL45A/GCLKT_18	I/O	11	bus2	none	GCLKT_18	True_of_IOL45B	True	G9	PUDC_B-controlled
IOL45B/GCLKC_18	I/O	11	bus2	none	GCLKC_18	Comp_of_IOL45A	True	G11	PUDC_B-controlled
BANK10 True LVDS Pair									
IOL48A/GCLKT_17	I/O	10	bus2	none	GCLKT_17	True_of_IOL48B	True	G8	PUDC_B-controlled
IOL48B/GCLKC_17	I/O	10	bus2	none	GCLKC_17	Comp_of_IOL48A	True	E8	PUDC_B-controlled
IOL50A/GCLKT_16	I/O	10	bus2	none	GCLKT_16	True_of_IOL50B	True	E6	PUDC_B-controlled
IOL50B/GCLKC_16	I/O	10	bus2	none	GCLKC_16	Comp_of_IOL50A	True	F7	PUDC_B-controlled
IOL52A	I/O	10	bus2	none		True_of_IOL52B	True	B3	PUDC_B-controlled
IOL52B	I/O	10	bus2	none		Comp_of_IOL52A	True	A3	PUDC_B-controlled
IOL66A/LPLL1_T_IN3/LPLL1_T_FB4/PUDC_B	I/O	10	bus2	none	LPLL1_T_IN3/LPLL1_T_FB4/PUDC_B	True_of_IOL66B	True	B2	pull down
IOL66B/LPLL1_C_IN3/LPLL1_C_FB4	I/O	10	bus2	none	LPLL1_C_IN3/LPLL1_C_FB4	Comp_of_IOL66A	True	A2	PUDC_B-controlled
BANK9 True LVDS Pair									
IOB12A	I/O	9		DQS12		True_of_IOB12B	True	E3	PUDC_B-controlled
IOB12B	I/O	9		DQS12		Comp_of_IOB12A	True	E1	PUDC_B-controlled
IOB14A	I/O	9		DQ12		True_of_IOB14B	True	F2	PUDC_B-controlled
IOB14B	I/O	9		DQ12		Comp_of_IOB14A	True	F1	PUDC_B-controlled
IOB16A	I/O	9	bus4	DQ12		True_of_IOB16B	True	G3	PUDC_B-controlled
IOB16B	I/O	9	bus4	DQ12		Comp_of_IOB16A	True	G1	PUDC_B-controlled
IOB18A/GCLKT_12	I/O	9	bus4	DQ11	GCLKT_12	True_of_IOB18B	True	H2	PUDC_B-controlled
IOB18B/GCLKC_12	I/O	9	bus4	DQ11	GCLKC_12	Comp_of_IOB18A	True	H1	PUDC_B-controlled
IOB1A	I/O	9	bus4	DQ12		True_of_IOB1B	True	C2	PUDC_B-controlled
IOB1B	I/O	9	bus4	DQ12		Comp_of_IOB1A	True	C1	PUDC_B-controlled
IOB20A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB20B	True	H4	PUDC_B-controlled
IOB20B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB20A	True	H3	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S	Termination During Configuration
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	H7	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	G6	PUDC_B-controlled
IOB24A	I/O	9	bus4	DQ11		True_of_IOB24B	True	H6	PUDC_B-controlled
IOB24B	I/O	9	bus4	DQ11		Comp_of_IOB24A	True	H5	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	L4	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	L3	PUDC_B-controlled
IOB29A	I/O	9	bus4	DQ11		True_of_IOB29B	True	J3	PUDC_B-controlled
IOB29B	I/O	9	bus4	DQ11		Comp_of_IOB29A	True	J1	PUDC_B-controlled
IOB31A	I/O	9	bus4	DQ11		True_of_IOB31B	True	K2	PUDC_B-controlled
IOB31B	I/O	9	bus4	DQ11		Comp_of_IOB31A	True	K1	PUDC_B-controlled
IOB33A	I/O	9	bus4	DQ11		True_of_IOB33B	True	L2	PUDC_B-controlled
IOB33B	I/O	9	bus4	DQ11		Comp_of_IOB33A	True	L1	PUDC_B-controlled
IOB35A/GCLKT_14	I/O	9	bus4	DQ10	GCLKT_14	True_of_IOB35B	True	K4	PUDC_B-controlled
IOB35B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB35A	True	K3	PUDC_B-controlled
IOB38A/GCLKT_13	I/O	9	bus4	DQ10	GCLKT_13	True_of_IOB38B	True	L5	PUDC_B-controlled
IOB38B/GCLKC_13	I/O	9	bus4	DQ10	GCLKC_13	Comp_of_IOB38A	True	K5	PUDC_B-controlled
IOB3A/BPLL0_T_IN3/BPLL0_T_FB4	I/O	9	bus4	DQ12	BPLL0_T_IN3/BPLL0_T_FB4	True_of_IOB3B	True	F6	PUDC_B-controlled
IOB3B/BPLL0_C_IN3/BPLL0_C_FB4	I/O	9	bus4	DQ12	BPLL0_C_IN3/BPLL0_C_FB4	Comp_of_IOB3A	True	F5	PUDC_B-controlled
IOB40A	I/O	9	bus4	DQ10		True_of_IOB40B	True	M3	PUDC_B-controlled
IOB40B	I/O	9	bus4	DQ10		Comp_of_IOB40A	True	M1	PUDC_B-controlled
IOB42A	I/O	9	bus4	DQ10		True_of_IOB42B	True	N2	PUDC_B-controlled
IOB42B	I/O	9	bus4	DQ10		Comp_of_IOB42A	True	N1	PUDC_B-controlled
IOB44A	I/O	9	bus4	DQS10		True_of_IOB44B	True	P2	PUDC_B-controlled
IOB44B	I/O	9	bus4	DQS10		Comp_of_IOB44A	True	P1	PUDC_B-controlled
IOB48A	I/O	9	bus4	DQ10		True_of_IOB48B	True	T2	PUDC_B-controlled
IOB48B	I/O	9	bus4	DQ10		Comp_of_IOB48A	True	T1	PUDC_B-controlled
IOB50A	I/O	9	bus4	DQ10/D QS_910		True_of_IOB50B	True	U2	PUDC_B-controlled
IOB50B	I/O	9	bus4	DQ10/D QS_910		Comp_of_IOB50A	True	U1	PUDC_B-controlled
IOB5A/BPLL0_T_IN4/BPLL0_T_FB3	I/O	9	bus4	DQ12	BPLL0_T_IN4/BPLL0_T_FB3	True_of_IOB5B	True	E4	PUDC_B-controlled
IOB5B/BPLL0_C_IN4/BPLL0_C_FB3	I/O	9	bus4	DQ12	BPLL0_C_IN4/BPLL0_C_FB3	Comp_of_IOB5A	True	D3	PUDC_B-controlled
IOB62A	I/O	9	bus4	DQS9		True_of_IOB62B	True	J7	PUDC_B-controlled
IOB62B	I/O	9	bus4	DQS9		Comp_of_IOB62A	True	J6	PUDC_B-controlled
IOB65A	I/O	9	bus4	DQ9		True_of_IOB65B	True	N4	PUDC_B-controlled
IOB65B	I/O	9	bus4	DQ9		Comp_of_IOB65A	True	N3	PUDC_B-controlled
IOB67A/BPLL1_T_IN2	I/O	9	bus4	DQ9	BPLL1_T_IN2	True_of_IOB67B	True	P4	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S	Termination During Configuration
IOB67B/BPLL1_C_IN2	I/O	9	bus4	DQ9	BPLL1_C_IN2	Comp_of_IOB67A	True	P3	PUDC_B-controlled
IOB69A	I/O	9	bus4	DQ9		True_of_IOB69B	True	L6	PUDC_B-controlled
IOB69B	I/O	9	bus4	DQ9		Comp_of_IOB69A	True	M5	PUDC_B-controlled
IOB71A/BPLL1_T_IN3/BPLL1_T_FB4	I/O	9	bus4	DQ9	BPLL1_T_IN3/BPLL1_T_FB4	True_of_IOB71B	True	L7	PUDC_B-controlled
IOB71B/BPLL1_C_IN3/BPLL1_C_FB4	I/O	9	bus4	DQ9	BPLL1_C_IN3/BPLL1_C_FB4	Comp_of_IOB71A	True	K6	PUDC_B-controlled
IOB7A	I/O	9	bus4	DQ12		True_of_IOB7B	True	D2	PUDC_B-controlled
IOB7B	I/O	9	bus4	DQ12		Comp_of_IOB7A	True	D1	PUDC_B-controlled
IOB9A	I/O	9	bus4	DQ12		True_of_IOB9B	True	F4	PUDC_B-controlled
IOB9B	I/O	9	bus4	DQ12		Comp_of_IOB9A	True	F3	PUDC_B-controlled
BANK5 True LVDS Pair									
IOR39A/GCLKT_6/RPLL0_T_IN3/RPLL0_T_FB4	I/O	5	bus4	none	GCLKT_6/RPLL0_T_IN3/RPLL0_T_FB4	True_of_IOR39B	True	T9	PUDC_B-controlled
IOR39B/GCLKC_6/RPLL0_C_IN3/RPLL0_C_FB4	I/O	5	bus4	none	GCLKC_6/RPLL0_C_IN3/RPLL0_C_FB4	Comp_of_IOR39A	True	V9	PUDC_B-controlled
IOR41A/GCLKT_7/D14	I/O	5	bus4	none	GCLKT_7/D14	True_of_IOR41B	True	R8	PUDC_B-controlled
IOR41B/GCLKC_7/D15	I/O	5	bus4	none	GCLKC_7/D15	Comp_of_IOR41A	True	T8	PUDC_B-controlled
IOR43A	I/O	5		none		True_of_IOR43B	True	M10	PUDC_B-controlled
IOR43B	I/O	5		none		Comp_of_IOR43A	True	N9	PUDC_B-controlled
IOR45A	I/O	5	bus4	none		True_of_IOR45B	True	M8	PUDC_B-controlled
IOR45B	I/O	5	bus4	none		Comp_of_IOR45A	True	N8	PUDC_B-controlled
IOR48A	I/O	5	bus4	none		True_of_IOR48B	True	U8	PUDC_B-controlled
IOR48B	I/O	5	bus4	none		Comp_of_IOR48A	True	V8	PUDC_B-controlled
IOR50A	I/O	5	bus4	none		True_of_IOR50B	True	N7	PUDC_B-controlled
IOR50B	I/O	5	bus4	none		Comp_of_IOR50A	True	P8	PUDC_B-controlled
IOR52A	I/O	5	bus4	none		True_of_IOR52B	True	U7	PUDC_B-controlled
IOR52B	I/O	5	bus4	none		Comp_of_IOR52A	True	V7	PUDC_B-controlled
IOR54A	I/O	5	bus4	none		True_of_IOR54B	True	R7	PUDC_B-controlled
IOR54B	I/O	5	bus4	none		Comp_of_IOR54A	True	T7	PUDC_B-controlled
IOR57A	I/O	5	bus4	DQ5		True_of_IOR57B	True	T6	PUDC_B-controlled
IOR57B	I/O	5	bus4	DQ5		Comp_of_IOR57A	True	V6	PUDC_B-controlled
IOR59A	I/O	5	bus4	DQ5		True_of_IOR59B	True	N6	PUDC_B-controlled
IOR59B	I/O	5	bus4	DQ5		Comp_of_IOR59A	True	P7	PUDC_B-controlled
IOR61A/RPLL1_T_IN4/RPLL1_T_FB3/D07/SDA	I/O	5	bus4	DQ5	RPLL1_T_IN4/RPLL1_T_FB3/D07/SDA	True_of_IOR61B	True	R5	PUDC_B-controlled
IOR61B/RPLL1_C_IN4/RPLL1_C_FB3/RDWR_B/SCL	I/O	5	bus4	DQ5	RPLL1_C_IN4/RPLL1_C_FB3/RDWR_B/SCL	Comp_of_IOR61A	True	T5	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S	Termination During Configuration
IOR63A/D03/SI/SSI0	I/O	5		DQS5	D03/SI/SSI0	True_of_IOR63B	True	U5	PUDC_B-controlled
IOR63B/D04/SSPI_CS_N	I/O	5		DQS5	D04/SSPI_CS_N	Comp_of_IOR63A	True	V5	PUDC_B-controlled
IOR66A/RPLL1_T_IN3/RPLL1_T_FB4/D05/SO/SSI1	I/O	5	bus4	DQ5	RPLL1_T_IN3/RPLL1_T_FB4/D05/SO/SSI1	True_of_IOR66B	True	R3	PUDC_B-controlled
IOR66B/RPLL1_C_IN3/RPLL1_C_FB4/D06/SSPI_CLK	I/O	5	bus4	DQ5	RPLL1_C_IN3/RPLL1_C_FB4/D06/SSPI_CLK	Comp_of_IOR66A	True	T3	PUDC_B-controlled
IOR68A	I/O	5	bus4	DQ5		True_of_IOR68B	True	T4	PUDC_B-controlled
IOR68B	I/O	5	bus4	DQ5		Comp_of_IOR68A	True	V4	PUDC_B-controlled
IOR70A/D08/SSPI_WPN/SSI2	I/O	5		DQ5	D08/SSPI_WPN/SSI2	True_of_IOR70B	True	N5	PUDC_B-controlled
IOR70B/D09/CLKHOLD_N/SSI3	I/O	5		DQ5	D09/CLKHOLD_N/SSI3	Comp_of_IOR70A	True	P6	PUDC_B-controlled
IOR72A/RPLL1_T_IN2/READY	I/O	5		DQ5	RPLL1_T_IN2/READY	True_of_IOR72B	True	U3	pull down
IOR72B/RPLL1_C_IN2/CSO_B/MCS_N	I/O	5		DQ5	RPLL1_C_IN2/CSO_B/MCS_N	Comp_of_IOR72A	True	V3	PUDC_B-controlled
BANK4 True LVDS Pair									
IOR20A/D01/MI2	I/O	4	bus4	DQ4	D01/MI2	True_of_IOR20B	True	T14	PUDC_B-controlled
IOR20B/D02/MI3	I/O	4	bus4	DQ4	D02/MI3	Comp_of_IOR20A	True	V14	PUDC_B-controlled
IOR22A	I/O	4	bus4	DQ4		True_of_IOR22B	True	T12	PUDC_B-controlled
IOR22B	I/O	4	bus4	DQ4		Comp_of_IOR22A	True	V12	PUDC_B-controlled
IOR24A	I/O	4	bus4	DQ4		True_of_IOR24B	True	M11	PUDC_B-controlled
IOR24B	I/O	4	bus4	DQ4		Comp_of_IOR24A	True	N11	PUDC_B-controlled
IOR26A	I/O	4	bus4	DQS4		True_of_IOR26B	True	N10	PUDC_B-controlled
IOR26B	I/O	4	bus4	DQS4		Comp_of_IOR26A	True	P11	PUDC_B-controlled
IOR30A	I/O	4	bus4	DQ4		True_of_IOR30B	True	R11	PUDC_B-controlled
IOR30B	I/O	4	bus4	DQ4		Comp_of_IOR30A	True	T11	PUDC_B-controlled
IOR32A	I/O	4		DQ4		True_of_IOR32B	True	U11	PUDC_B-controlled
IOR32B	I/O	4		DQ4		Comp_of_IOR32A	True	V11	PUDC_B-controlled
IOR34A/GCLKT_4/D13	I/O	4		DQ4	GCLKT_4/D13	True_of_IOR34B	True	U10	PUDC_B-controlled
IOR34B/GCLKC_4/EMCCLK	I/O	4		DQ4	GCLKC_4/EMCCLK	Comp_of_IOR34A	True	V10	PUDC_B-controlled
IOR36A/GCLKT_5/RPLL0_T_IN4/RPLL0_T_FB3	I/O	4	bus4	DQ4	GCLKT_5/RPLL0_T_IN4/RPLL0_T_FB3	True_of_IOR36B	True	R10	PUDC_B-controlled
IOR36B/GCLKC_5/RPLL0_C_IN4/RPLL0_C_FB3	I/O	4	bus4	DQ4	GCLKC_5/RPLL0_C_IN4/RPLL0_C_FB3	Comp_of_IOR36A	True	T10	PUDC_B-controlled
BANK3 True LVDS Pair									
IOR11A/TPLL01_T_IN3/TPLL01_T_FB4	I/O	3	bus3	none	TPLL01_T_IN3/TPLL01_T_FB4	True_of_IOR11B	True	U16	PUDC_B-controlled
IOR11B/TPLL01_C_IN3/TPLL01_C_FB4	I/O	3	bus3	none	TPLL01_C_IN3/TPLL01_C_FB4	Comp_of_IOR11A	True	V16	PUDC_B-controlled
IOR13A	I/O	3	bus3	none		True_of_IOR13B	True	U15	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S	Termination During Configuration
IOR13B	I/O	3	bus3	none		Comp_of_IOR13A	True	V15	PUDC_B-controlled
IOR15A/D11	I/O	3	bus3	none	D11	True_of_IOR15B	True	U13	PUDC_B-controlled
IOR15B/D12	I/O	3	bus3	none	D12	Comp_of_IOR15A	True	V13	PUDC_B-controlled
IOR17A/MODE1	I/O	3	bus3	none	MODE1	True_of_IOR17B	True	N12	pull up
IOR17B/D10	I/O	3	bus3	none	D10	Comp_of_IOR17A	True	P12	PUDC_B-controlled
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	R15	PUDC_B-controlled
IOR5B/MODE0	I/O	3		none	MODE0	Comp_of_IOR5A	True	T15	pull down
IOR7A	I/O	3		none		True_of_IOR7B	True	P13	PUDC_B-controlled
IOR7B	I/O	3		none		Comp_of_IOR7A	True	R16	PUDC_B-controlled
IOR9A/D00/DIN/MISO/MI1	I/O	3		none	D00/DIN/MISO/MI1	True_of_IOR9B	True	R13	PUDC_B-controlled
IOR9B/CSI_B/MOSI/MIO	I/O	3		none	CSI_B/MOSI/MIO	Comp_of_IOR9A	True	T13	PUDC_B-controlled
BANK2 True LVDS Pair									
IOT111A	I/O	2	bus1	DQ2		True_of_IOT111B	True	J13	PUDC_B-controlled
IOT111B	I/O	2	bus1	DQ2		Comp_of_IOT111A	True	K14	PUDC_B-controlled
IOT113A/GCLKT_2/Q0REF_T_IN1	I/O	2	bus1	DQ2	GCLKT_2/Q0REF_T_IN1	True_of_IOT113B	True	K15	PUDC_B-controlled
IOT113B/GCLKC_2/Q0REF_C_IN1	I/O	2	bus1	DQ2	GCLKC_2/Q0REF_C_IN1	Comp_of_IOT113A	True	K16	PUDC_B-controlled
IOT115A/GCLKT_3	I/O	2	bus1	DQ2	GCLKT_3	True_of_IOT115B	True	L12	PUDC_B-controlled
IOT115B/GCLKC_3	I/O	2	bus1	DQ2	GCLKC_3	Comp_of_IOT115A	True	L13	PUDC_B-controlled
IOT117A	I/O	2	bus1	DQS2		True_of_IOT117B	True	N15	PUDC_B-controlled
IOT117B	I/O	2	bus1	DQS2		Comp_of_IOT117A	True	N16	PUDC_B-controlled
IOT120A	I/O	2	bus1	DQ2		True_of_IOT120B	True	N17	PUDC_B-controlled
IOT120B	I/O	2	bus1	DQ2		Comp_of_IOT120A	True	N18	PUDC_B-controlled
IOT122A	I/O	2	bus1	DQ2		True_of_IOT122B	True	P17	PUDC_B-controlled
IOT122B	I/O	2	bus1	DQ2		Comp_of_IOT122A	True	P18	PUDC_B-controlled
IOT124A	I/O	2	bus1	DQ2		True_of_IOT124B	True	T17	PUDC_B-controlled
IOT124B	I/O	2	bus1	DQ2		Comp_of_IOT124A	True	T18	PUDC_B-controlled
IOT126A	I/O	2	bus1	DQ2		True_of_IOT126B	True	U17	PUDC_B-controlled
IOT126B	I/O	2	bus1	DQ2		Comp_of_IOT126A	True	U18	PUDC_B-controlled
IOT129A	I/O	2	bus0	DQ3		True_of_IOT129B	True	L14	PUDC_B-controlled
IOT129B	I/O	2	bus0	DQ2		Comp_of_IOT129A	True	M13	PUDC_B-controlled
IOT131A	I/O	2	bus0	DQ3		True_of_IOT131B	True	M14	PUDC_B-controlled
IOT131B	I/O	2	bus0	DQ3		Comp_of_IOT131A	True	N14	PUDC_B-controlled
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	P15	PUDC_B-controlled
IOT142B/DOUT	I/O	2	bus0	DQ3	DOUT	Comp_of_IOT142A	True	P16	pull up
BANK1 True LVDS Pair									
IOT102A	I/O	1	bus2	DQ1		True_of_IOT102B	True	J16	PUDC_B-controlled
IOT102B	I/O	1	bus2	DQ1		Comp_of_IOT102A	True	J18	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324S	Termination During Configuration
IOT104A	I/O	1	bus2	DQ1		True_of_IOT104B	True	L17	PUDC_B-controlled
IOT104B	I/O	1	bus2	DQ1		Comp_of_IOT104A	True	L18	PUDC_B-controlled
IOT106A	I/O	1	bus2	DQ1		True_of_IOT106B	True	M16	PUDC_B-controlled
IOT106B	I/O	1	bus2	DQ1		Comp_of_IOT106A	True	M18	PUDC_B-controlled
IOT108A/GCLKT_1	I/O	1	bus2	DQ2	GCLKT_1	True_of_IOT108B	True	L15	PUDC_B-controlled
IOT108B/GCLKC_1	I/O	1	bus2	DQ1	GCLKC_1	Comp_of_IOT108A	True	L16	PUDC_B-controlled
IOT74A	I/O	1	bus2	DQ0		True_of_IOT74B	True	H12	PUDC_B-controlled
IOT74B	I/O	1	bus2	DQ0		Comp_of_IOT74A	True	G13	PUDC_B-controlled
IOT76A/TPLL0_T_IN2	I/O	1	bus2	DQ0	TPLL0_T_IN2	True_of_IOT76B	True	F14	PUDC_B-controlled
IOT76B/TPLL0_C_IN2	I/O	1	bus2	DQ0	TPLL0_C_IN2	Comp_of_IOT76A	True	G14	PUDC_B-controlled
IOT78A	I/O	1	bus2	DQ0		True_of_IOT78B	True	C17	PUDC_B-controlled
IOT78B	I/O	1	bus2	DQ0		Comp_of_IOT78A	True	C18	PUDC_B-controlled
IOT80A/TPLL0_T_IN3/TPLL0_T_FB4	I/O	1	bus2	DQ0	TPLL0_T_IN3/TPLL0_T_FB4	True_of_IOT80B	True	F15	PUDC_B-controlled
IOT80B/TPLL0_C_IN3/TPLL0_C_FB4	I/O	1	bus2	DQ0	TPLL0_C_IN3/TPLL0_C_FB4	Comp_of_IOT80A	True	F16	PUDC_B-controlled
IOT82A/TPLL0_T_IN4/TPLL0_T_FB3/P CIE_HOST_RSTN	I/O	1	bus2	DQ0	TPLL0_T_IN4/TPLL0_T_FB3/P CIE_HOST_RSTN	True_of_IOT82B	True	H13	PUDC_B-controlled
IOT82B/TPLL0_C_IN4/TPLL0_C_FB3/P CIE_HOST_RSTN	I/O	1	bus2	DQ0	TPLL0_C_IN4/TPLL0_C_FB3/P CIE_HOST_RSTN	Comp_of_IOT82A	True	H14	PUDC_B-controlled
IOT85A	I/O	1		DQS0		True_of_IOT85B	True	D17	PUDC_B-controlled
IOT85B	I/O	1		DQS0		Comp_of_IOT85A	True	D18	PUDC_B-controlled
IOT87A	I/O	1	bus2	DQ0		True_of_IOT87B	True	E16	PUDC_B-controlled
IOT87B	I/O	1	bus2	DQ0		Comp_of_IOT87A	True	E18	PUDC_B-controlled
IOT89A/Q0REF_T_IN0	I/O	1	bus2	DQ0	Q0REF_T_IN0	True_of_IOT89B	True	F17	PUDC_B-controlled
IOT89B/Q0REF_C_IN0	I/O	1	bus2	DQ0	Q0REF_C_IN0	Comp_of_IOT89A	True	F18	PUDC_B-controlled
IOT91A	I/O	1	bus2	DQ1		True_of_IOT91B	True	K12	PUDC_B-controlled
IOT91B	I/O	1	bus2	DQ1		Comp_of_IOT91A	True	K13	PUDC_B-controlled
IOT93A	I/O	1	bus2	DQ1		True_of_IOT93B	True	H15	PUDC_B-controlled
IOT93B	I/O	1	bus2	DQ1		Comp_of_IOT93A	True	H16	PUDC_B-controlled
IOT95A	I/O	1	bus2	DQ1		True_of_IOT95B	True	G16	PUDC_B-controlled
IOT95B	I/O	1	bus2	DQ1		Comp_of_IOT95A	True	G18	PUDC_B-controlled
IOT97A/GCLKT_0	I/O	1	bus2	DQ1	GCLKT_0	True_of_IOT97B	True	H17	PUDC_B-controlled
IOT97B/GCLKC_0	I/O	1	bus2	DQ1	GCLKC_0	Comp_of_IOT97A	True	H18	PUDC_B-controlled
IOT99A	I/O	1	bus2	DQS1		True_of_IOT99B	True	K17	PUDC_B-controlled
IOT99B	I/O	1	bus2	DQS1		Comp_of_IOT99A	True	K18	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324	Termination During Configuration
BANK11 True LVDS Pair									
IOL33A	I/O	11	bus2	none		True_of_IOL33B	True	E3	PUDC_B-controlled
IOL35A/GCLKT_19/LPLL0_T_IN4/LPLL0_T_FB3	I/O	11	bus2	none	GCLKT_19/LPLL0_T_IN4/LPLL0_T_FB3	True_of_IOL35B	True	F5	PUDC_B-controlled
IOL35B/GCLKC_19/LPLL0_C_IN4/LPLL0_C_FB3	I/O	11	bus2	none	GCLKC_19/LPLL0_C_IN4/LPLL0_C_FB3	Comp_of_IOL35A	True	G6	PUDC_B-controlled
IOL37A	I/O	11		none		True_of_IOL37B	True	G3	PUDC_B-controlled
IOL37B	I/O	11		none		Comp_of_IOL37A	True	F4	PUDC_B-controlled
IOL39A	I/O	11	bus2	none		True_of_IOL39B	True	H7	PUDC_B-controlled
IOL39B	I/O	11	bus2	none		Comp_of_IOL39A	True	J6	PUDC_B-controlled
IOL41A	I/O	11	bus2	none		True_of_IOL41B	True	H4	PUDC_B-controlled
IOL41B	I/O	11	bus2	none		Comp_of_IOL41A	True	H5	PUDC_B-controlled
BANK10 True LVDS Pair									
IOL48A/GCLKT_17	I/O	10	bus2	none	GCLKT_17	True_of_IOL48B	True	J7	PUDC_B-controlled
IOL48B/GCLKC_17	I/O	10	bus2	none	GCLKC_17	Comp_of_IOL48A	True	K6	PUDC_B-controlled
IOL50A/GCLKT_16	I/O	10	bus2	none	GCLKT_16	True_of_IOL50B	True	K4	PUDC_B-controlled
IOL50B/GCLKC_16	I/O	10	bus2	none	GCLKC_16	Comp_of_IOL50A	True	K5	PUDC_B-controlled
IOL63A/LPLL1_T_IN2	I/O	10		none	LPLL1_T_IN2	True_of_IOL63B	True	L6	PUDC_B-controlled
IOL63B/LPLL1_C_IN2	I/O	10		none	LPLL1_C_IN2	Comp_of_IOL63A	True	L7	PUDC_B-controlled
IOL66A/LPLL1_T_IN3/LPLL1_T_FB4/PUDC_B	I/O	10	bus2	none	LPLL1_T_IN3/LPLL1_T_FB4/PUDC_B	True_of_IOL66B	True	L4	pull down
IOL66B/LPLL1_C_IN3/LPLL1_C_FB4	I/O	10	bus2	none	LPLL1_C_IN3/LPLL1_C_FB4	Comp_of_IOL66A	True	L5	PUDC_B-controlled
IOL68A/LPLL1_T_IN4/LPLL1_T_FB3	I/O	10	bus2	none	LPLL1_T_IN4/LPLL1_T_FB3	True_of_IOL68B	True	L3	PUDC_B-controlled
IOL68B/LPLL1_C_IN4/LPLL1_C_FB3	I/O	10	bus2	none	LPLL1_C_IN4/LPLL1_C_FB3	Comp_of_IOL68A	True	M3	PUDC_B-controlled
IOL70A/BPLL0_T_IN2	I/O	10	bus2	none	BPLL0_T_IN2	True_of_IOL70B	True	M5	PUDC_B-controlled
IOL70B/BPLL0_C_IN2	I/O	10	bus2	none	BPLL0_C_IN2	Comp_of_IOL70A	True	N4	PUDC_B-controlled
IOL72A	I/O	10		none		True_of_IOL72B	True	R3	PUDC_B-controlled
IOL72B	I/O	10		none		Comp_of_IOL72A	True	P4	PUDC_B-controlled
BANK9 True LVDS Pair									
IOB12A	I/O	9		DQS12		True_of_IOB12B	True	V6	PUDC_B-controlled
IOB12B	I/O	9		DQS12		Comp_of_IOB12A	True	V7	PUDC_B-controlled
IOB14A	I/O	9		DQ12		True_of_IOB14B	True	U7	PUDC_B-controlled
IOB14B	I/O	9		DQ12		Comp_of_IOB14A	True	T7	PUDC_B-controlled
IOB16A	I/O	9	bus4	DQ12		True_of_IOB16B	True	V8	PUDC_B-controlled
IOB16B	I/O	9	bus4	DQ12		Comp_of_IOB16A	True	U8	PUDC_B-controlled
IOB18A/GCLKT_12	I/O	9	bus4	DQ11	GCLKT_12	True_of_IOB18B	True	N5	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324	Termination During Configuration
IOB18B/GCLKC_12	I/O	9	bus4	DQ11	GCLKC_12	Comp_of_IOB18A	True	N6	PUDC_B-controlled
IOB1A	I/O	9	bus4	DQ12		True_of_IOB1B	True	V2	PUDC_B-controlled
IOB1B	I/O	9	bus4	DQ12		Comp_of_IOB1A	True	V3	PUDC_B-controlled
IOB20A	I/O	9	bus4	DQ11		True_of_IOB20B	True	P6	PUDC_B-controlled
IOB20B	I/O	9	bus4	DQ11		Comp_of_IOB20A	True	P7	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	R8	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	P8	PUDC_B-controlled
IOB24A	I/O	9	bus4	DQ11		True_of_IOB24B	True	M8	PUDC_B-controlled
IOB24B	I/O	9	bus4	DQ11		Comp_of_IOB24A	True	N8	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	T8	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	T9	PUDC_B-controlled
IOB29A	I/O	9	bus4	DQ11		True_of_IOB29B	True	M10	PUDC_B-controlled
IOB29B	I/O	9	bus4	DQ11		Comp_of_IOB29A	True	N9	PUDC_B-controlled
IOB31A/GCLKT_14	I/O	9	bus4	DQ11	GCLKT_14	True_of_IOB31B	True	M11	PUDC_B-controlled
IOB31B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB31A	True	N10	PUDC_B-controlled
IOB33A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB33B	True	N11	PUDC_B-controlled
IOB33B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB33A	True	P11	PUDC_B-controlled
IOB3A/BPLL0_T_IN3/BPLL0_T_FB4	I/O	9	bus4	DQ12	BPLL0_T_IN3/BPLL0_T_FB4	True_of_IOB3B	True	U3	PUDC_B-controlled
IOB3B/BPLL0_C_IN3/BPLL0_C_FB4	I/O	9	bus4	DQ12	BPLL0_C_IN3/BPLL0_C_FB4	Comp_of_IOB3A	True	T4	PUDC_B-controlled
IOB5A/BPLL0_T_IN4/BPLL0_T_FB3	I/O	9	bus4	DQ12	BPLL0_T_IN4/BPLL0_T_FB3	True_of_IOB5B	True	U5	PUDC_B-controlled
IOB5B/BPLL0_C_IN4/BPLL0_C_FB3	I/O	9	bus4	DQ12	BPLL0_C_IN4/BPLL0_C_FB3	Comp_of_IOB5A	True	V5	PUDC_B-controlled
IOB7A	I/O	9	bus4	DQ12		True_of_IOB7B	True	R5	PUDC_B-controlled
IOB7B	I/O	9	bus4	DQ12		Comp_of_IOB7A	True	T5	PUDC_B-controlled
IOB9A	I/O	9	bus4	DQ12		True_of_IOB9B	True	T6	PUDC_B-controlled
IOB9B	I/O	9	bus4	DQ12		Comp_of_IOB9A	True	R7	PUDC_B-controlled
BANK8 True LVDS Pair									
IOB75A	I/O	8	bus4	DQ8		True_of_IOB75B	True	V9	PUDC_B-controlled
IOB75B	I/O	8	bus4	DQ8		Comp_of_IOB75A	True	V10	PUDC_B-controlled
IOB77A/BPLL1_T_IN4/BPLL1_T_FB3	I/O	8	bus4	DQ8	BPLL1_T_IN4/BPLL1_T_FB3	True_of_IOB77B	True	U10	PUDC_B-controlled
IOB77B/BPLL1_C_IN4/BPLL1_C_FB3	I/O	8	bus4	DQ8	BPLL1_C_IN4/BPLL1_C_FB3	Comp_of_IOB77A	True	T10	PUDC_B-controlled
IOB79A	I/O	8	bus4	DQ8		True_of_IOB79B	True	R10	PUDC_B-controlled
IOB79B	I/O	8	bus4	DQ8		Comp_of_IOB79A	True	R11	PUDC_B-controlled
IOB81A/GCLKT_11	I/O	8		DQ8	GCLKT_11	True_of_IOB81B	True	U11	PUDC_B-controlled
IOB81B/GCLKC_11	I/O	8		DQ8	GCLKC_11	Comp_of_IOB81A	True	T11	PUDC_B-controlled
IOB85A	I/O	8		DQS8		True_of_IOB85B	True	V11	PUDC_B-controlled
IOB85B	I/O	8		DQS8		Comp_of_IOB85A	True	V12	PUDC_B-controlled
IOB87A/GCLKT_10	I/O	8	bus4	DQ8	GCLKT_10	True_of_IOB87B	True	U13	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324	Termination During Configuration
IOB87B/GCLKC_10	I/O	8	bus4	DQ8	GCLKC_10	Comp_of_IOB87A	True	V13	PUDC_B-controlled
IOB89A	I/O	8	bus4	DQ8		True_of_IOB89B	True	T13	PUDC_B-controlled
IOB89B	I/O	8	bus4	DQ8		Comp_of_IOB89A	True	T12	PUDC_B-controlled
IOB91A	I/O	8	bus4	DQ8		True_of_IOB91B	True	N12	PUDC_B-controlled
IOB91B	I/O	8	bus4	DQ8		Comp_of_IOB91A	True	P12	PUDC_B-controlled
BANK7 True LVDS Pair									
IOB117A	I/O	7	bus4	DQS6		True_of_IOB117B	True	V15	PUDC_B-controlled
IOB117B	I/O	7	bus4	DQS6		Comp_of_IOB117A	True	V14	PUDC_B-controlled
IOB120A	I/O	7	bus4	DQ6		True_of_IOB120B	True	P13	PUDC_B-controlled
IOB120B	I/O	7	bus4	DQ6		Comp_of_IOB120A	True	R13	PUDC_B-controlled
IOB122A	I/O	7	bus4	DQ6		True_of_IOB122B	True	T15	PUDC_B-controlled
IOB122B	I/O	7	bus4	DQ6		Comp_of_IOB122A	True	T14	PUDC_B-controlled
IOB124A	I/O	7	bus4	DQ6		True_of_IOB124B	True	V16	PUDC_B-controlled
IOB124B	I/O	7	bus4	DQ6		Comp_of_IOB124A	True	U15	PUDC_B-controlled
IOB126A	I/O	7	bus4	DQ6		True_of_IOB126B	True	V17	PUDC_B-controlled
IOB126B	I/O	7	bus4	DQ6		Comp_of_IOB126A	True	U16	PUDC_B-controlled
BANK6 True LVDS Pair									
IOB128A	I/O	6	bus4	DQ6		True_of_IOB128B	True	U18	PUDC_B-controlled
IOB128B	I/O	6	bus4	DQ6		Comp_of_IOB128A	True	U17	PUDC_B-controlled
BANK5 True LVDS Pair									
IOR41A/GCLKT_7/D14	I/O	5	bus4	none	GCLKT_7/D14	True_of_IOR41B	True	L14	PUDC_B-controlled
IOR41B/GCLKC_7/D15	I/O	5	bus4	none	GCLKC_7/D15	Comp_of_IOR41A	True	L13	PUDC_B-controlled
IOR57A/GCLKT_6	I/O	5	bus4	DQ5	GCLKT_6	True_of_IOR57B	True	M13	PUDC_B-controlled
IOR57B/GCLKC_6	I/O	5	bus4	DQ5	GCLKC_6	Comp_of_IOR57A	True	L12	PUDC_B-controlled
IOR59A	I/O	5	bus4	DQ5		True_of_IOR59B	True	M14	PUDC_B-controlled
IOR59B	I/O	5	bus4	DQ5		Comp_of_IOR59A	True	N14	PUDC_B-controlled
IOR61A/RPLL1_T_IN4/RPLL1_T_FB3/D07/SDA	I/O	5	bus4	DQ5	RPLL1_T_IN4/RPLL1_T_FB3/D07/SDA	True_of_IOR61B	True	N16	PUDC_B-controlled
IOR61B/RPLL1_C_IN4/RPLL1_C_FB3/RDWR_B/SCL	I/O	5	bus4	DQ5	RPLL1_C_IN4/RPLL1_C_FB3/RDWR_B/SCL	Comp_of_IOR61A	True	N15	PUDC_B-controlled
IOR63A/D03/SI/SSIO	I/O	5		DQS5	D03/SI/SSIO	True_of_IOR63B	True	N18	PUDC_B-controlled
IOR63B/D04/SSPI_CS_N	I/O	5		DQS5	D04/SSPI_CS_N	Comp_of_IOR63A	True	N17	PUDC_B-controlled
IOR66A/RPLL1_T_IN3/RPLL1_T_FB4/D05/SO/SSIO	I/O	5	bus4	DQ5	RPLL1_T_IN3/RPLL1_T_FB4/D05/SO/SSIO	True_of_IOR66B	True	P18	PUDC_B-controlled
IOR66B/RPLL1_C_IN3/RPLL1_C_FB4/D06/SSPI_CLK	I/O	5	bus4	DQ5	RPLL1_C_IN3/RPLL1_C_FB4/D06/SSPI_CLK	Comp_of_IOR66A	True	P17	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324	Termination During Configuration
IOR68A	I/O	5	bus4	DQ5		True_of_IOR68B	True	P16	PUDC_B-controlled
IOR68B	I/O	5	bus4	DQ5		Comp_of_IOR68A	True	P15	PUDC_B-controlled
IOR70A/D08/SSPI_WPN/SSI2	I/O	5		DQ5	D08/SSPI_WPN/SSI2	True_of_IOR70B	True	R16	PUDC_B-controlled
IOR70B/D09/CLKHOLD_N/SSI3	I/O	5		DQ5	D09/CLKHOLD_N/SSI3	Comp_of_IOR70A	True	R15	PUDC_B-controlled
IOR72A/RPLL1_T_IN2/READY	I/O	5		DQ5	RPLL1_T_IN2/READY	True_of_IOR72B	True	T18	pull down
IOR72B/RPLL1_C_IN2/CSO_B/MCS_N	I/O	5		DQ5	RPLL1_C_IN2/CSO_B/MCS_N	Comp_of_IOR72A	True	T17	PUDC_B-controlled
BANK4 True LVDS Pair									
IOR20A/D01/MI2	I/O	4	bus4	DQ4	D01/MI2	True_of_IOR20B	True	H15	PUDC_B-controlled
IOR20B/D02/MI3	I/O	4	bus4	DQ4	D02/MI3	Comp_of_IOR20A	True	J16	PUDC_B-controlled
IOR22A	I/O	4	bus4	DQ4		True_of_IOR22B	True	H13	PUDC_B-controlled
IOR22B	I/O	4	bus4	DQ4		Comp_of_IOR22A	True	H12	PUDC_B-controlled
IOR24A	I/O	4	bus4	DQ4		True_of_IOR24B	True	K12	PUDC_B-controlled
IOR24B	I/O	4	bus4	DQ4		Comp_of_IOR24A	True	J13	PUDC_B-controlled
IOR26A	I/O	4	bus4	DQS4		True_of_IOR26B	True	K18	PUDC_B-controlled
IOR26B	I/O	4	bus4	DQS4		Comp_of_IOR26A	True	K17	PUDC_B-controlled
IOR30A	I/O	4	bus4	DQ4		True_of_IOR30B	True	K14	PUDC_B-controlled
IOR30B	I/O	4	bus4	DQ4		Comp_of_IOR30A	True	K13	PUDC_B-controlled
IOR32A	I/O	4		DQ4		True_of_IOR32B	True	K16	PUDC_B-controlled
IOR32B	I/O	4		DQ4		Comp_of_IOR32A	True	K15	PUDC_B-controlled
IOR34A/D13	I/O	4		DQ4	D13	True_of_IOR34B	True	L18	PUDC_B-controlled
IOR34B/EMCCLK	I/O	4		DQ4	EMCCLK	Comp_of_IOR34A	True	L17	PUDC_B-controlled
IOR36A/GCLKT_5/RPLL0_T_IN4/RPLL0_T_FB3	I/O	4	bus4	DQ4	GCLKT_5/RPLL0_T_IN4/RPLL0_T_FB3	True_of_IOR36B	True	L16	PUDC_B-controlled
IOR36B/GCLKC_5/RPLL0_C_IN4/RPLL0_C_FB3	I/O	4	bus4	DQ4	GCLKC_5/RPLL0_C_IN4/RPLL0_C_FB3	Comp_of_IOR36A	True	L15	PUDC_B-controlled
BANK3 True LVDS Pair									
IOR13A	I/O	3	bus3	none		True_of_IOR13B	True	H14	PUDC_B-controlled
IOR15A/D11	I/O	3	bus3	none	D11	True_of_IOR15B	True	G16	PUDC_B-controlled
IOR15B/D12	I/O	3	bus3	none	D12	Comp_of_IOR15A	True	H17	PUDC_B-controlled
IOR17A/GCLKT_4/MODE1	I/O	3	bus3	none	GCLKT_4/MODE1	True_of_IOR17B	True	G18	pull up
IOR17B/GCLKC_4/D10	I/O	3	bus3	none	GCLKC_4/D10	Comp_of_IOR17A	True	H18	PUDC_B-controlled
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	E18	PUDC_B-controlled
IOR5B/MODE0	I/O	3		none	MODE0	Comp_of_IOR5A	True	D18	PUDC_B-controlled
IOR9A/D00/DIN/MISO/MI1	I/O	3		none	D00/DIN/MISO/MI1	True_of_IOR9B	True	F17	PUDC_B-controlled
IOR9B/CSI_B/MOSI/MI0	I/O	3		none	CSI_B/MOSI/MI0	Comp_of_IOR9A	True	F18	PUDC_B-controlled
BANK2 True LVDS Pair									

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	UG324	Termination During Configuration
IOT129A/GCLKT_1	I/O	2	bus0	DQ3	GCLKT_1	True_of_IOT129B	True	C14	PUDC_B-controlled
IOT129B/GCLKC_1	I/O	2	bus0	DQ2	GCLKC_1	Comp_of_IOT129A	True	D14	PUDC_B-controlled
IOT131A	I/O	2	bus0	DQ3		True_of_IOT131B	True	F13	PUDC_B-controlled
IOT131B	I/O	2	bus0	DQ3		Comp_of_IOT131A	True	G13	PUDC_B-controlled
IOT133A	I/O	2	bus0	DQ3		True_of_IOT133B	True	C15	PUDC_B-controlled
IOT133B	I/O	2	bus0	DQ3		Comp_of_IOT133A	True	D15	PUDC_B-controlled
IOT135A	I/O	2	bus0	DQS3		True_of_IOT135B	True	A15	PUDC_B-controlled
IOT135B	I/O	2	bus0	DQS3		Comp_of_IOT135A	True	A16	PUDC_B-controlled
IOT138A	I/O	2	bus0	DQ3		True_of_IOT138B	True	B16	PUDC_B-controlled
IOT138B	I/O	2	bus0	DQ3		Comp_of_IOT138A	True	A17	PUDC_B-controlled
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	D16	PUDC_B-controlled
IOT142B/DOUT	I/O	2	bus0	DQ3	DOUT	Comp_of_IOT142A	True	E16	pull up
BANK1 True LVDS Pair									
IOT102A	I/O	1	bus2	DQ1		True_of_IOT102B	True	F11	PUDC_B-controlled
IOT102B	I/O	1	bus2	DQ1		Comp_of_IOT102A	True	F12	PUDC_B-controlled
IOT104A	I/O	1	bus2	DQ1		True_of_IOT104B	True	C13	PUDC_B-controlled
IOT104B	I/O	1	bus2	DQ1		Comp_of_IOT104A	True	B14	PUDC_B-controlled
IOT106A/GCLKT_0	I/O	1	bus2	DQ1	GCLKT_0	True_of_IOT106B	True	E12	PUDC_B-controlled
IOT106B/GCLKC_0	I/O	1	bus2	DQ1	GCLKC_0	Comp_of_IOT106A	True	E13	PUDC_B-controlled
IOT91A	I/O	1	bus2	DQ1		True_of_IOT91B	True	F6	PUDC_B-controlled
IOT91B	I/O	1	bus2	DQ1		Comp_of_IOT91A	True	F7	PUDC_B-controlled
IOT93A	I/O	1	bus2	DQ1		True_of_IOT93B	True	F8	PUDC_B-controlled
IOT93B	I/O	1	bus2	DQ1		Comp_of_IOT93A	True	G8	PUDC_B-controlled
IOT95A	I/O	1	bus2	DQ1		True_of_IOT95B	True	F9	PUDC_B-controlled
IOT95B	I/O	1	bus2	DQ1		Comp_of_IOT95A	True	G9	PUDC_B-controlled
IOT97A	I/O	1	bus2	DQ1		True_of_IOT97B	True	F10	PUDC_B-controlled
IOT97B	I/O	1	bus2	DQ1		Comp_of_IOT97A	True	G11	PUDC_B-controlled
IOT99A	I/O	1	bus2	DQS1		True_of_IOT99B	True	A13	PUDC_B-controlled
IOT99B	I/O	1	bus2	DQS1		Comp_of_IOT99A	True	A14	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	CS234	Termination During Configuration
BANK10 True LVDS Pair									
IOL66A/LPLL1_T_IN3/LPLL1_T_FB4/PUDC_B	I/O	10	bus2	none	LPLL1_T_IN3/LPLL1_T_FB4/PUDC_B	True_of_IOL66B	True	J16	Pull down
IOL66B/LPLL1_C_IN3/LPLL1_C_FB4	I/O	10	bus2	none	LPLL1_C_IN3/LPLL1_C_FB4	Comp_of_IOL66A	True	L16	PUDC_B-controlled
BANK9 True LVDS Pair									
IOB18A	I/O	9	bus4	DQ11		True_of_IOB18B	True	F16	PUDC_B-controlled
IOB18B	I/O	9	bus4	DQ11		Comp_of_IOB18A	True	F17	PUDC_B-controlled
IOB20A	I/O	9	bus4	DQ11		True_of_IOB20B	True	G15	PUDC_B-controlled
IOB20B	I/O	9	bus4	DQ11		Comp_of_IOB20A	True	G16	PUDC_B-controlled
IOB22A	I/O	9	bus4	DQ11		True_of_IOB22B	True	F15	PUDC_B-controlled
IOB22B	I/O	9	bus4	DQ11		Comp_of_IOB22A	True	E15	PUDC_B-controlled
IOB24A	I/O	9	bus4	DQ11		True_of_IOB24B	True	H15	PUDC_B-controlled
IOB24B	I/O	9	bus4	DQ11		Comp_of_IOB24A	True	J15	PUDC_B-controlled
IOB26A	I/O	9	bus4	DQS11		True_of_IOB26B	True	G14	PUDC_B-controlled
IOB26B	I/O	9	bus4	DQS11		Comp_of_IOB26A	True	F14	PUDC_B-controlled
IOB29A	I/O	9	bus4	DQ11		True_of_IOB29B	True	H14	PUDC_B-controlled
IOB29B	I/O	9	bus4	DQ11		Comp_of_IOB29A	True	J14	PUDC_B-controlled
IOB31A/GCLKT_14	I/O	9	bus4	DQ11	GCLKT_14	True_of_IOB31B	True	E13	PUDC_B-controlled
IOB31B/GCLKC_14	I/O	9	bus4	DQ11	GCLKC_14	Comp_of_IOB31A	True	F13	PUDC_B-controlled
IOB33A/GCLKT_15	I/O	9	bus4	DQ11	GCLKT_15	True_of_IOB33B	True	G13	PUDC_B-controlled
IOB33B/GCLKC_15	I/O	9	bus4	DQ11	GCLKC_15	Comp_of_IOB33A	True	H13	PUDC_B-controlled
IOB38A/GCLKT_13	I/O	9	bus4	DQ10	GCLKT_13	True_of_IOB38B	True	N14	PUDC_B-controlled
IOB38B/GCLKC_13	I/O	9	bus4	DQ10	GCLKC_13	Comp_of_IOB38A	True	N15	PUDC_B-controlled
IOB40A/GCLKT_12	I/O	9	bus4	DQ10	GCLKT_12	True_of_IOB40B	True	K15	PUDC_B-controlled
IOB40B/GCLKC_12	I/O	9	bus4	DQ10	GCLKC_12	Comp_of_IOB40A	True	L15	PUDC_B-controlled
IOB42A	I/O	9	bus4	DQ10		True_of_IOB42B	True	M14	PUDC_B-controlled
IOB42B	I/O	9	bus4	DQ10		Comp_of_IOB42A	True	M15	PUDC_B-controlled
IOB44A	I/O	9	bus4	DQS10		True_of_IOB44B	True	L14	PUDC_B-controlled
IOB44B	I/O	9	bus4	DQS10		Comp_of_IOB44A	True	K14	PUDC_B-controlled
IOB48A	I/O	9	bus4	DQ10		True_of_IOB48B	True	N13	PUDC_B-controlled
IOB48B	I/O	9	bus4	DQ10		Comp_of_IOB48A	True	N12	PUDC_B-controlled
IOB50A	I/O	9	bus4	DQ10		True_of_IOB50B	True	M13	PUDC_B-controlled
IOB50B	I/O	9	bus4	DQ10		Comp_of_IOB50A	True	M12	PUDC_B-controlled
IOB52A	I/O	9	bus4	DQ10		True_of_IOB52B	True	L12	PUDC_B-controlled
IOB52B	I/O	9	bus4	DQ10		Comp_of_IOB52A	True	L13	PUDC_B-controlled
IOB54A	I/O	9	bus4	DQ10		True_of_IOB54B	True	K13	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	CS234	Termination During Configuration
IOB54B	I/O	9	bus4	DQ10		Comp_of_IOB54A	True	K12	PUDC_B-controlled
IOB56A	I/O	9	bus4	DQ9		True_of_IOB56B	True	J12	PUDC_B-controlled
IOB56B	I/O	9	bus4	DQ10		Comp_of_IOB56A	True	J13	PUDC_B-controlled
IOB58A	I/O	9	bus4	DQ9		True_of_IOB58B	True	J11	PUDC_B-controlled
IOB58B	I/O	9	bus4	DQ9		Comp_of_IOB58A	True	K11	PUDC_B-controlled
IOB60A	I/O	9	bus4	DQ9		True_of_IOB60B	True	J10	PUDC_B-controlled
IOB60B	I/O	9	bus4	DQ9		Comp_of_IOB60A	True	K10	PUDC_B-controlled
IOB62A	I/O	9	bus4	DQS9		True_of_IOB62B	True	J9	PUDC_B-controlled
IOB62B	I/O	9	bus4	DQS9		Comp_of_IOB62A	True	K9	PUDC_B-controlled
IOB65A	I/O	9	bus4	DQ9		True_of_IOB65B	True	M11	PUDC_B-controlled
IOB65B	I/O	9	bus4	DQ9		Comp_of_IOB65A	True	N11	PUDC_B-controlled
IOB67A/BPLL1_T_IN2	I/O	9	bus4	DQ9	BPLL1_T_IN2	True_of_IOB67B	True	L11	PUDC_B-controlled
IOB67B/BPLL1_C_IN2	I/O	9	bus4	DQ9	BPLL1_C_IN2	Comp_of_IOB67A	True	L10	PUDC_B-controlled
IOB69A	I/O	9	bus4	DQ9		True_of_IOB69B	True	M10	PUDC_B-controlled
IOB69B	I/O	9	bus4	DQ9		Comp_of_IOB69A	True	N10	PUDC_B-controlled
IOB71A/BPLL1_T_IN3/BPLL1_T_FB4	I/O	9	bus4	DQ9	BPLL1_T_IN3/BPLL1_T_FB4	True_of_IOB71B	True	M9	PUDC_B-controlled
IOB71B/BPLL1_C_IN3/BPLL1_C_FB4	I/O	9	bus4	DQ9	BPLL1_C_IN3/BPLL1_C_FB4	Comp_of_IOB71A	True	N9	PUDC_B-controlled
BANK5 True LVDS Pair									
IOR41A/GCLKT_7/D14	I/O	5	bus4	none	GCLKT_7/D14	True_of_IOR41B	True	L3	PUDC_B-controlled
IOR41B/GCLKC_7/D15	I/O	5	bus4	none	GCLKC_7/D15	Comp_of_IOR41A	True	K3	PUDC_B-controlled
IOR57A/GCLKT_6	I/O	5	bus4	DQ5	GCLKT_6	True_of_IOR57B	True	J8	PUDC_B-controlled
IOR57B/GCLKC_6	I/O	5	bus4	DQ5	GCLKC_6	Comp_of_IOR57A	True	K8	PUDC_B-controlled
IOR59A	I/O	5	bus4	DQ5		True_of_IOR59B	True	L7	PUDC_B-controlled
IOR59B	I/O	5	bus4	DQ5		Comp_of_IOR59A	True	L8	PUDC_B-controlled
IOR61A/RPLL1_T_IN4/RPLL1_T_FB3/D07/SDA	I/O	5	bus4	DQ5	RPLL1_T_IN4/RPLL1_T_FB3/D07/SDA	True_of_IOR61B	True	M8	PUDC_B-controlled
IOR61B/RPLL1_C_IN4/RPLL1_C_FB3/RDWR_B/SCL	I/O	5	bus4	DQ5	RPLL1_C_IN4/RPLL1_C_FB3/RDWR_B/SCL	Comp_of_IOR61A	True	N8	PUDC_B-controlled
IOR63A/D03/SI/SSI0	I/O	5		DQS5	D03/SI/SSI0	True_of_IOR63B	True	M7	PUDC_B-controlled
IOR63B/D04/SSPI_CS_N	I/O	5		DQS5	D04/SSPI_CS_N	Comp_of_IOR63A	True	N7	PUDC_B-controlled
IOR66A/RPLL1_T_IN3/RPLL1_T_FB4/D05/SO/SSI1	I/O	5	bus4	DQ5	RPLL1_T_IN3/RPLL1_T_FB4/D05/SO/SSI1	True_of_IOR66B	True	M6	PUDC_B-controlled
IOR66B/RPLL1_C_IN3/RPLL1_C_FB4/D06/SSPI_CLK	I/O	5	bus4	DQ5	RPLL1_C_IN3/RPLL1_C_FB4/D06/SSPI_CLK	Comp_of_IOR66A	True	N6	PUDC_B-controlled
IOR68A	I/O	5	bus4	DQ5		True_of_IOR68B	True	M5	PUDC_B-controlled
IOR68B	I/O	5	bus4	DQ5		Comp_of_IOR68A	True	N5	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	CS234	Termination During Configuration
IOR70A/D08/SSPI_WPN/SSI2	I/O	5		DQ5	D08/SSPI_WPN/SSI2	True_of_IOR70B	True	M4	PUDC_B-controlled
IOR70B/D09/CLKHOLD_N/SSI3	I/O	5		DQ5	D09/CLKHOLD_N/SSI3	Comp_of_IOR70A	True	N4	PUDC_B-controlled
IOR72A/RPLL1_T_IN2/READY	I/O	5		DQ5	RPLL1_T_IN2/READY	True_of_IOR72B	True	M3	Pull down
IOR72B/RPLL1_C_IN2/CSO_B/MCS_N	I/O	5		DQ5	RPLL1_C_IN2/CSO_B/MCS_N	Comp_of_IOR72A	True	N3	PUDC_B-controlled
BANK4 True LVDS Pair									
IOR20A/D01/MI2	I/O	4	bus4	DQ4	D01/MI2	True_of_IOR20B	True	H4	PUDC_B-controlled
IOR20B/D02/MI3	I/O	4	bus4	DQ4	D02/MI3	Comp_of_IOR20A	True	H5	PUDC_B-controlled
IOR22A	I/O	4	bus4	DQ4		True_of_IOR22B	True	J4	PUDC_B-controlled
IOR22B	I/O	4	bus4	DQ4		Comp_of_IOR22A	True	J5	PUDC_B-controlled
IOR24A	I/O	4	bus4	DQ4		True_of_IOR24B	True	K7	PUDC_B-controlled
IOR24B	I/O	4	bus4	DQ4		Comp_of_IOR24A	True	J7	PUDC_B-controlled
IOR26A	I/O	4	bus4	DQS4		True_of_IOR26B	True	L6	PUDC_B-controlled
IOR26B	I/O	4	bus4	DQS4		Comp_of_IOR26A	True	K6	PUDC_B-controlled
IOR30A	I/O	4	bus4	DQ4		True_of_IOR30B	True	J3	PUDC_B-controlled
IOR30B	I/O	4	bus4	DQ4		Comp_of_IOR30A	True	H3	PUDC_B-controlled
IOR32A	I/O	4		DQ4		True_of_IOR32B	True	L5	PUDC_B-controlled
IOR32B	I/O	4		DQ4		Comp_of_IOR32A	True	K5	PUDC_B-controlled
IOR34A/D13	I/O	4		DQ4	D13	True_of_IOR34B	True	K4	PUDC_B-controlled
IOR34B/EMCCLK	I/O	4		DQ4	EMCCLK	Comp_of_IOR34A	True	L4	PUDC_B-controlled
IOR36A/GCLKT_5/RPLL0_T_IN4/RPLL0_T_FB3	I/O	4	bus4	DQ4	GCLKT_5/RPLL0_T_IN4/RPLL0_T_FB3	True_of_IOR36B	True	J1	PUDC_B-controlled
IOR36B/GCLKC_5/RPLL0_C_IN4/RPLL0_C_FB3	I/O	4	bus4	DQ4	GCLKC_5/RPLL0_C_IN4/RPLL0_C_FB3	Comp_of_IOR36A	True	J2	PUDC_B-controlled
BANK3 True LVDS Pair									
IOR15A/D11	I/O	3	bus3	none	D11	True_of_IOR15B	True	M2	PUDC_B-controlled
IOR15B/D12	I/O	3	bus3	none	D12	Comp_of_IOR15A	True	N2	PUDC_B-controlled
IOR17A/GCLKT_4/MODE1	I/O	3	bus3	none	GCLKT_4/MODE1	True_of_IOR17B	True	N1	pull up
IOR17B/GCLKC_4/D10	I/O	3	bus3	none	GCLKC_4/D10	Comp_of_IOR17A	True	M1	PUDC_B-controlled
IOR5A/CCLK	I/O	3		none	CCLK	True_of_IOR5B	True	G2	PUDC_B-controlled
IOR5B/MODE0	I/O	3		none	MODE0	Comp_of_IOR5A	True	G1	PUDC_B-controlled
IOR9A/D00/DIN/MISO/MI1	I/O	3		none	D00/DIN/MISO/MI1	True_of_IOR9B	True	H1	PUDC_B-controlled
IOR9B/CSI_B/MOSI/MI0	I/O	3		none	CSI_B/MOSI/MI0	Comp_of_IOR9A	True	H2	PUDC_B-controlled
BANK2 True LVDS Pair									
IOT111A	I/O	2	bus1	DQ2		True_of_IOT111B	True	F8	PUDC_B-controlled
IOT111B	I/O	2	bus1	DQ2		Comp_of_IOT111A	True	G8	PUDC_B-controlled
IOT113A/Q0REF_T_IN1	I/O	2	bus1	DQ2	Q0REF_T_IN1	True_of_IOT113B	True	E7	PUDC_B-controlled

Pin Name	Function	BANK	ADC_INPUT	DQS	Configuration Function	Differential Pair	LVDS	CS234	Termination During Configuration
IOT113B/Q0REF_C_IN1	I/O	2	bus1	DQ2	Q0REF_C_IN1	Comp_of_IOT113A	True	F7	PUDC_B-controlled
IOT115A/GCLKT_3	I/O	2	bus1	DQ2	GCLKT_3	True_of_IOT115B	True	F6	PUDC_B-controlled
IOT115B/GCLKC_3	I/O	2	bus1	DQ2	GCLKC_3	Comp_of_IOT115A	True	G6	PUDC_B-controlled
IOT117A	I/O	2	bus1	DQS2		True_of_IOT117B	True	G7	PUDC_B-controlled
IOT117B	I/O	2	bus1	DQS2		Comp_of_IOT117A	True	H7	PUDC_B-controlled
IOT120A/GCLKT_2	I/O	2	bus1	DQ2	GCLKT_2	True_of_IOT120B	True	G5	PUDC_B-controlled
IOT120B/GCLKC_2	I/O	2	bus1	DQ2	GCLKC_2	Comp_of_IOT120A	True	G4	PUDC_B-controlled
IOT122A	I/O	2	bus1	DQ2		True_of_IOT122B	True	E5	PUDC_B-controlled
IOT122B	I/O	2	bus1	DQ2		Comp_of_IOT122A	True	F5	PUDC_B-controlled
IOT124A	I/O	2	bus1	DQ2		True_of_IOT124B	True	F4	PUDC_B-controlled
IOT124B	I/O	2	bus1	DQ2		Comp_of_IOT124A	True	F3	PUDC_B-controlled
IOT126A	I/O	2	bus1	DQ2		True_of_IOT126B	True	D4	PUDC_B-controlled
IOT126B	I/O	2	bus1	DQ2		Comp_of_IOT126A	True	E4	PUDC_B-controlled
IOT129A	I/O	2	bus0	DQ3		True_of_IOT129B	True	A5	PUDC_B-controlled
IOT129B	I/O	2	bus0	DQ2		Comp_of_IOT129A	True	B5	PUDC_B-controlled
IOT131A	I/O	2	bus0	DQ3		True_of_IOT131B	True	A4	PUDC_B-controlled
IOT131B	I/O	2	bus0	DQ3		Comp_of_IOT131A	True	B4	PUDC_B-controlled
IOT133A	I/O	2	bus0	DQ3		True_of_IOT133B	True	C4	PUDC_B-controlled
IOT133B	I/O	2	bus0	DQ3		Comp_of_IOT133A	True	C5	PUDC_B-controlled
IOT135A	I/O	2	bus0	DQS3		True_of_IOT135B	True	B3	PUDC_B-controlled
IOT135B	I/O	2	bus0	DQS3		Comp_of_IOT135A	True	A3	PUDC_B-controlled
IOT138A	I/O	2	bus0	DQ3		True_of_IOT138B	True	D3	PUDC_B-controlled
IOT138B	I/O	2	bus0	DQ3		Comp_of_IOT138A	True	C3	PUDC_B-controlled
IOT140A	I/O	2	bus0	DQ3		True_of_IOT140B	True	C2	PUDC_B-controlled
IOT140B	I/O	2	bus0	DQ3		Comp_of_IOT140A	True	D2	PUDC_B-controlled
IOT142A	I/O	2	bus0	DQ3		True_of_IOT142B	True	B2	PUDC_B-controlled
IOT142B/DOUT	I/O	2	bus0	DQ3	DOUT	Comp_of_IOT142A	True	A2	pull up
IOT144A	I/O	2	bus0	DQ3		True_of_IOT144B	True	D1	PUDC_B-controlled
IOT144B	I/O	2	bus0	DQ3		Comp_of_IOT144A	True	C1	PUDC_B-controlled
IOT146A/TPLL1_T_IN4/TPLL1_T_FB3	I/O	2	bus0	DQ3	TPLL1_T_IN4/TPLL1_T_FB3	True_of_IOT146B	True	A1	PUDC_B-controlled
IOT146B/TPLL1_C_IN4/TPLL1_C_FB3	I/O	2	bus0	DQ3	TPLL1_C_IN4/TPLL1_C_FB3	Comp_of_IOT146A	True	B1	PUDC_B-controlled